使用硬件描述语言进行建模和仿真

J. Armstrong
{"title":"使用硬件描述语言进行建模和仿真","authors":"J. Armstrong","doi":"10.1109/ASIC.1997.617031","DOIUrl":null,"url":null,"abstract":"The role of HDL modeling and simulation in the design process is discussed. The modeling process involves both model and model test development. Simulation is used to ensure model correctness. Being able to create HDL models of complex systems is imperative in designing today's systems, but model creation and validation is itself a complex task. Intelligent use of tools is necessary to simplify of this effort. Hardware description languages such as VHDL have a powerful set of constructs, but the modeler must keep in mind the model's application when coding it. Model test benches that can be reused throughout the design cycle and simulation efficiency are critical to effective model testing.","PeriodicalId":300310,"journal":{"name":"Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1997-09-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Modeling and simulation with hardware description languages\",\"authors\":\"J. Armstrong\",\"doi\":\"10.1109/ASIC.1997.617031\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The role of HDL modeling and simulation in the design process is discussed. The modeling process involves both model and model test development. Simulation is used to ensure model correctness. Being able to create HDL models of complex systems is imperative in designing today's systems, but model creation and validation is itself a complex task. Intelligent use of tools is necessary to simplify of this effort. Hardware description languages such as VHDL have a powerful set of constructs, but the modeler must keep in mind the model's application when coding it. Model test benches that can be reused throughout the design cycle and simulation efficiency are critical to effective model testing.\",\"PeriodicalId\":300310,\"journal\":{\"name\":\"Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-09-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1997.617031\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1997.617031","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

讨论了HDL建模与仿真在设计过程中的作用。建模过程包括模型和模型测试开发。通过仿真来确保模型的正确性。能够创建复杂系统的HDL模型是设计当今系统的必要条件,但是模型创建和验证本身就是一项复杂的任务。智能地使用工具是简化这项工作的必要条件。硬件描述语言(如VHDL)有一组强大的结构,但是建模者在编码时必须牢记模型的应用程序。在整个设计周期内可重复使用的模型试验台和仿真效率对于有效的模型测试至关重要。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Modeling and simulation with hardware description languages
The role of HDL modeling and simulation in the design process is discussed. The modeling process involves both model and model test development. Simulation is used to ensure model correctness. Being able to create HDL models of complex systems is imperative in designing today's systems, but model creation and validation is itself a complex task. Intelligent use of tools is necessary to simplify of this effort. Hardware description languages such as VHDL have a powerful set of constructs, but the modeler must keep in mind the model's application when coding it. Model test benches that can be reused throughout the design cycle and simulation efficiency are critical to effective model testing.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信