单层MoS2晶体管-弹道性能极限分析

K. Ganapathi, Y. Yoon, S. Salahuddin
{"title":"单层MoS2晶体管-弹道性能极限分析","authors":"K. Ganapathi, Y. Yoon, S. Salahuddin","doi":"10.1109/DRC.2011.5994421","DOIUrl":null,"url":null,"abstract":"To summarize, using ballistic NEGF-based transport simulations, we project the maximum performance achievable with monolayer MoS2 transistors. Our simulations show that these devices can provide (i) excellent switching behavior with very high ON current, (ii) a gm of about 3 mS/µm, and (iii) immunity to short channel effects thanks to the electrostatistically efficient 2-D geometry. We have also investigated the effect of underlap, barrier height and contact resistance on the device performance. We note that while these numbers are representative of the best performance MoS2 transistors can offer, the fact that they are significantly better than those for either state-of-the-art silicon, III–V or graphene makes MoS2 devices promising for future electronic applications.","PeriodicalId":107059,"journal":{"name":"69th Device Research Conference","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2011-06-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Monolayer MoS2 transistors - ballistic performance limit analysis\",\"authors\":\"K. Ganapathi, Y. Yoon, S. Salahuddin\",\"doi\":\"10.1109/DRC.2011.5994421\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"To summarize, using ballistic NEGF-based transport simulations, we project the maximum performance achievable with monolayer MoS2 transistors. Our simulations show that these devices can provide (i) excellent switching behavior with very high ON current, (ii) a gm of about 3 mS/µm, and (iii) immunity to short channel effects thanks to the electrostatistically efficient 2-D geometry. We have also investigated the effect of underlap, barrier height and contact resistance on the device performance. We note that while these numbers are representative of the best performance MoS2 transistors can offer, the fact that they are significantly better than those for either state-of-the-art silicon, III–V or graphene makes MoS2 devices promising for future electronic applications.\",\"PeriodicalId\":107059,\"journal\":{\"name\":\"69th Device Research Conference\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-06-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"69th Device Research Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DRC.2011.5994421\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"69th Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DRC.2011.5994421","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

综上所述,利用基于弹道negf的输运模拟,我们预测了单层MoS2晶体管可实现的最大性能。我们的模拟表明,这些器件可以提供(i)非常高的导通电流下的优异开关行为,(ii)约3 mS/µm的gm,以及(iii)由于电统计高效的二维几何结构,可以抵抗短通道效应。我们还研究了覆盖层、阻挡层高度和接触电阻对器件性能的影响。我们注意到,虽然这些数字代表了MoS2晶体管可以提供的最佳性能,但它们明显优于最先进的硅,III-V或石墨烯的事实使MoS2器件在未来的电子应用中具有前景。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Monolayer MoS2 transistors - ballistic performance limit analysis
To summarize, using ballistic NEGF-based transport simulations, we project the maximum performance achievable with monolayer MoS2 transistors. Our simulations show that these devices can provide (i) excellent switching behavior with very high ON current, (ii) a gm of about 3 mS/µm, and (iii) immunity to short channel effects thanks to the electrostatistically efficient 2-D geometry. We have also investigated the effect of underlap, barrier height and contact resistance on the device performance. We note that while these numbers are representative of the best performance MoS2 transistors can offer, the fact that they are significantly better than those for either state-of-the-art silicon, III–V or graphene makes MoS2 devices promising for future electronic applications.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信