一种宽量程12b 150MS/s P-SAR ADC,带开环残余放大器,用于超声AFE

Ziwei Li, Yutong Zhao, Guoting Wu, Fan Ye, Junyan Ren
{"title":"一种宽量程12b 150MS/s P-SAR ADC,带开环残余放大器,用于超声AFE","authors":"Ziwei Li, Yutong Zhao, Guoting Wu, Fan Ye, Junyan Ren","doi":"10.1109/ASICON52560.2021.9620280","DOIUrl":null,"url":null,"abstract":"A wide-range wide-band ADC is a crucial part of the high-frequency ultrasound imaging system analog front-end (AFE). This paper presents a wide input range 12b 150MS/s pipelined-SAR ADC design using a novel linearized open-loop subthreshold residue amplifier. The nonlinearity of the traditional subthreshold differential input pair is examined. Based on the examination, a new open-loop amplifier with a combined fully- and pseudo-differential input pair is proposed and mathematically analyzed. The proposed 12b 150MS/s pipelined-SAR ADC with the new residue amplifier is implemented and simulated using 28nm CMOS technology, attaining 74dB SFDR, 63dB SNDR and 14fJ/conv-step with a 1.44V full-scale range.","PeriodicalId":233584,"journal":{"name":"2021 IEEE 14th International Conference on ASIC (ASICON)","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Wide-Range 12b 150MS/s P-SAR ADC with Open-Loop Residue Amplifier for Ultrasound AFE\",\"authors\":\"Ziwei Li, Yutong Zhao, Guoting Wu, Fan Ye, Junyan Ren\",\"doi\":\"10.1109/ASICON52560.2021.9620280\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A wide-range wide-band ADC is a crucial part of the high-frequency ultrasound imaging system analog front-end (AFE). This paper presents a wide input range 12b 150MS/s pipelined-SAR ADC design using a novel linearized open-loop subthreshold residue amplifier. The nonlinearity of the traditional subthreshold differential input pair is examined. Based on the examination, a new open-loop amplifier with a combined fully- and pseudo-differential input pair is proposed and mathematically analyzed. The proposed 12b 150MS/s pipelined-SAR ADC with the new residue amplifier is implemented and simulated using 28nm CMOS technology, attaining 74dB SFDR, 63dB SNDR and 14fJ/conv-step with a 1.44V full-scale range.\",\"PeriodicalId\":233584,\"journal\":{\"name\":\"2021 IEEE 14th International Conference on ASIC (ASICON)\",\"volume\":\"56 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 14th International Conference on ASIC (ASICON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASICON52560.2021.9620280\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 14th International Conference on ASIC (ASICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON52560.2021.9620280","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

宽范围宽带ADC是高频超声成像系统模拟前端(AFE)的重要组成部分。本文提出了一种采用新型线性化开环亚阈值剩余放大器的宽输入范围12b 150MS/s的流水线式sar ADC设计。分析了传统亚阈值差分输入对的非线性特性。在此基础上,提出了一种新型的全差分和伪差分联合输入放大器,并进行了数学分析。采用28nm CMOS技术实现并仿真了采用新型剩余放大器的12b 150MS/s流水线sar ADC,实现了74dB的SFDR、63dB的SNDR和14fJ/ convstep,满量程为1.44V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Wide-Range 12b 150MS/s P-SAR ADC with Open-Loop Residue Amplifier for Ultrasound AFE
A wide-range wide-band ADC is a crucial part of the high-frequency ultrasound imaging system analog front-end (AFE). This paper presents a wide input range 12b 150MS/s pipelined-SAR ADC design using a novel linearized open-loop subthreshold residue amplifier. The nonlinearity of the traditional subthreshold differential input pair is examined. Based on the examination, a new open-loop amplifier with a combined fully- and pseudo-differential input pair is proposed and mathematically analyzed. The proposed 12b 150MS/s pipelined-SAR ADC with the new residue amplifier is implemented and simulated using 28nm CMOS technology, attaining 74dB SFDR, 63dB SNDR and 14fJ/conv-step with a 1.44V full-scale range.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信