用有界模型检查完成多核嵌入式系统的形式化验证

2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software Pub Date : 2006-10-01 DOI:10.1109/DCAS.2006.321055

U. Kuhne, D. Grobe, R. Drechsler

{"title":"用有界模型检查完成多核嵌入式系统的形式化验证","authors":"U. Kuhne, D. Grobe, R. Drechsler","doi":"10.1109/DCAS.2006.321055","DOIUrl":null,"url":null,"abstract":"Embedded systems are today frequently used in many applications. Modern designs show a rising complexity, partially including multiple CPU cores. The verification of such systems has to deal with parallel execution of programs and resource conflicts. In this paper we introduce an approach for the formal verification of multi core embedded systems. Bounded model checking is used as the underlying technique. It is shown how it can be applied to the verification of multi core systems ranging from the hardware up to the interaction of multiple cores on the software layer. The approach is demonstrated by the complete verification of a dual core RISC CPU","PeriodicalId":244429,"journal":{"name":"2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software","volume":"126 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Complete Formal Verification of Multi Core Embedded Systems Using Bounded Model Checking\",\"authors\":\"U. Kuhne, D. Grobe, R. Drechsler\",\"doi\":\"10.1109/DCAS.2006.321055\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Embedded systems are today frequently used in many applications. Modern designs show a rising complexity, partially including multiple CPU cores. The verification of such systems has to deal with parallel execution of programs and resource conflicts. In this paper we introduce an approach for the formal verification of multi core embedded systems. Bounded model checking is used as the underlying technique. It is shown how it can be applied to the verification of multi core systems ranging from the hardware up to the interaction of multiple cores on the software layer. The approach is demonstrated by the complete verification of a dual core RISC CPU\",\"PeriodicalId\":244429,\"journal\":{\"name\":\"2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software\",\"volume\":\"126 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DCAS.2006.321055\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DCAS.2006.321055","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

嵌入式系统如今在许多应用中经常使用。现代设计显示出不断上升的复杂性，部分包括多个CPU核心。这种系统的验证必须处理并行执行的程序和资源冲突。本文介绍了一种多核嵌入式系统形式化验证的方法。有界模型检查被用作底层技术。它展示了如何将其应用于多核系统的验证，从硬件到多核在软件层上的交互。该方法通过对双核RISC CPU的完整验证进行了验证

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Complete Formal Verification of Multi Core Embedded Systems Using Bounded Model Checking

Embedded systems are today frequently used in many applications. Modern designs show a rising complexity, partially including multiple CPU cores. The verification of such systems has to deal with parallel execution of programs and resource conflicts. In this paper we introduce an approach for the formal verification of multi core embedded systems. Bounded model checking is used as the underlying technique. It is shown how it can be applied to the verification of multi core systems ranging from the hardware up to the interaction of multiple cores on the software layer. The approach is demonstrated by the complete verification of a dual core RISC CPU

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software

自引率

0.00%

发文量