Modeling of majority and minority carrier triggered external latchup

Circuit models are presented that allow one to identify the worst-case testing condition for external latchup and to simulate the value of the latchup trigger current. The models are valid under both moderate and high-level injection. A good fit between the model and the measurements is observed. The roles of substrate majority and minority carriers are elucidated.