2µm多栅极CMOS模拟/数字阵列

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI:10.1109/ISSCC.1984.1156618

J. Kuo, Oh-Hyun Kwon, D. Galbraith, F. Shone, J. Shott, J. Walker, R. Dutton, J. Meindl

{"title":"2µm多栅极CMOS模拟/数字阵列","authors":"J. Kuo, Oh-Hyun Kwon, D. Galbraith, F. Shone, J. Shott, J. Walker, R. Dutton, J. Meindl","doi":"10.1109/ISSCC.1984.1156618","DOIUrl":null,"url":null,"abstract":"The development of a 2μm poly-gate CMOS array which combines digital gate array together with stacked-layout analog capability will be covered. Up to 10 sections of a biquadratic switched-capacitor filter can be implemented in the analog section.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 2µm poly-gate CMOS analog/digital array\",\"authors\":\"J. Kuo, Oh-Hyun Kwon, D. Galbraith, F. Shone, J. Shott, J. Walker, R. Dutton, J. Meindl\",\"doi\":\"10.1109/ISSCC.1984.1156618\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The development of a 2μm poly-gate CMOS array which combines digital gate array together with stacked-layout analog capability will be covered. Up to 10 sections of a biquadratic switched-capacitor filter can be implemented in the analog section.\",\"PeriodicalId\":260117,\"journal\":{\"name\":\"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"30 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1984.1156618\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1984.1156618","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

将介绍一种结合数字门阵列和堆叠布局模拟能力的2μm多门CMOS阵列的开发。双二次型开关电容滤波器最多可在模拟部分实现10段。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 2µm poly-gate CMOS analog/digital array

The development of a 2μm poly-gate CMOS array which combines digital gate array together with stacked-layout analog capability will be covered. Up to 10 sections of a biquadratic switched-capacitor filter can be implemented in the analog section.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

自引率

0.00%

发文量