Minh Le Nguyen, X. Tran, Vu-Duc Ngo, Duc-Thang Nguyen, Tien Anh Vu, Quang-Kien Trinh
{"title":"在FPGA上实现MIMO-SDM-PNC中继站的有效设计方法","authors":"Minh Le Nguyen, X. Tran, Vu-Duc Ngo, Duc-Thang Nguyen, Tien Anh Vu, Quang-Kien Trinh","doi":"10.1109/ICCAIS56082.2022.9990538","DOIUrl":null,"url":null,"abstract":"This paper presents an effective design approach to implementing the signal processing unit in the relay node in a two-way relay MIMO spatial division multiplexing (MIMO-SDM) system using physical-layer network coding (PNC), referred to as MIMO-SDM-PNC. The structure of the proposed MIMO-SDM-PNC relay node is based on a proven low-complexity algorithm that is rigorously optimized at a micro-architectural level for FPGA implementation. The final digital implemented MIMO-SDM-PNC has been evaluated using Vivado 2019.2. The implementation results show that in a case study of a 4 × 4 MIMO system, the relay node achieves up to 7 Gbps, quasi-ML BER performance with reasonable hardware cost on typical commercial FPGA devices.","PeriodicalId":273404,"journal":{"name":"2022 11th International Conference on Control, Automation and Information Sciences (ICCAIS)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-11-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An Effective Design Approach to Implementation of MIMO-SDM-PNC Relay Stations on FPGA\",\"authors\":\"Minh Le Nguyen, X. Tran, Vu-Duc Ngo, Duc-Thang Nguyen, Tien Anh Vu, Quang-Kien Trinh\",\"doi\":\"10.1109/ICCAIS56082.2022.9990538\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an effective design approach to implementing the signal processing unit in the relay node in a two-way relay MIMO spatial division multiplexing (MIMO-SDM) system using physical-layer network coding (PNC), referred to as MIMO-SDM-PNC. The structure of the proposed MIMO-SDM-PNC relay node is based on a proven low-complexity algorithm that is rigorously optimized at a micro-architectural level for FPGA implementation. The final digital implemented MIMO-SDM-PNC has been evaluated using Vivado 2019.2. The implementation results show that in a case study of a 4 × 4 MIMO system, the relay node achieves up to 7 Gbps, quasi-ML BER performance with reasonable hardware cost on typical commercial FPGA devices.\",\"PeriodicalId\":273404,\"journal\":{\"name\":\"2022 11th International Conference on Control, Automation and Information Sciences (ICCAIS)\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-11-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 11th International Conference on Control, Automation and Information Sciences (ICCAIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCAIS56082.2022.9990538\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 11th International Conference on Control, Automation and Information Sciences (ICCAIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCAIS56082.2022.9990538","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An Effective Design Approach to Implementation of MIMO-SDM-PNC Relay Stations on FPGA
This paper presents an effective design approach to implementing the signal processing unit in the relay node in a two-way relay MIMO spatial division multiplexing (MIMO-SDM) system using physical-layer network coding (PNC), referred to as MIMO-SDM-PNC. The structure of the proposed MIMO-SDM-PNC relay node is based on a proven low-complexity algorithm that is rigorously optimized at a micro-architectural level for FPGA implementation. The final digital implemented MIMO-SDM-PNC has been evaluated using Vivado 2019.2. The implementation results show that in a case study of a 4 × 4 MIMO system, the relay node achieves up to 7 Gbps, quasi-ML BER performance with reasonable hardware cost on typical commercial FPGA devices.