单粒硅薄膜晶体管的单片3d集成电路

R. Ishihara, N. Golshani, J. Derakhshandeh, M. R. T. Mofrad, C. Beenakker
{"title":"单粒硅薄膜晶体管的单片3d集成电路","authors":"R. Ishihara, N. Golshani, J. Derakhshandeh, M. R. T. Mofrad, C. Beenakker","doi":"10.1109/ULIS.2011.5758004","DOIUrl":null,"url":null,"abstract":"We propose monolithic 3D-ICs based on single grain Si TFTs where transistors are fabricated inside a silicon grain. Location of the grain was controlled by the µ-Czochralski process which is based on pulsed-laser crystallization of a-Si. Two single-grain TFTs layers were monolithically stacked with electron and hole mobilities of 600 cm2/Vs and 200 cm2/Vs, respectively. Electrical properties are presented of fabricated 6T-SRAM and lateral photodiodes with in-pixel amplifier. Photodiode pixels have a light sensitivity of 100 while SRAM cells fabricated in 128F2 area shows a static noise margin of 0.75V with a supply voltage of 5V.","PeriodicalId":146779,"journal":{"name":"Ulis 2011 Ultimate Integration on Silicon","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-03-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Monolithic 3D-ICs with single grain Si thin film transistors\",\"authors\":\"R. Ishihara, N. Golshani, J. Derakhshandeh, M. R. T. Mofrad, C. Beenakker\",\"doi\":\"10.1109/ULIS.2011.5758004\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We propose monolithic 3D-ICs based on single grain Si TFTs where transistors are fabricated inside a silicon grain. Location of the grain was controlled by the µ-Czochralski process which is based on pulsed-laser crystallization of a-Si. Two single-grain TFTs layers were monolithically stacked with electron and hole mobilities of 600 cm2/Vs and 200 cm2/Vs, respectively. Electrical properties are presented of fabricated 6T-SRAM and lateral photodiodes with in-pixel amplifier. Photodiode pixels have a light sensitivity of 100 while SRAM cells fabricated in 128F2 area shows a static noise margin of 0.75V with a supply voltage of 5V.\",\"PeriodicalId\":146779,\"journal\":{\"name\":\"Ulis 2011 Ultimate Integration on Silicon\",\"volume\":\"81 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-03-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Ulis 2011 Ultimate Integration on Silicon\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ULIS.2011.5758004\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Ulis 2011 Ultimate Integration on Silicon","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ULIS.2011.5758004","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

我们提出基于单晶硅tft的单片3d - ic,其中晶体管在硅晶内制造。晶粒的位置由基于脉冲激光a-Si结晶的µ-Czochralski工艺控制。两层单晶TFTs单层堆叠,电子和空穴迁移率分别为600 cm2/Vs和200 cm2/Vs。介绍了6T-SRAM和带像素内放大器的横向光电二极管的电学性能。光电二极管像素的光灵敏度为100,而在128F2区域制造的SRAM单元在供电电压为5V时显示出0.75V的静态噪声裕度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Monolithic 3D-ICs with single grain Si thin film transistors
We propose monolithic 3D-ICs based on single grain Si TFTs where transistors are fabricated inside a silicon grain. Location of the grain was controlled by the µ-Czochralski process which is based on pulsed-laser crystallization of a-Si. Two single-grain TFTs layers were monolithically stacked with electron and hole mobilities of 600 cm2/Vs and 200 cm2/Vs, respectively. Electrical properties are presented of fabricated 6T-SRAM and lateral photodiodes with in-pixel amplifier. Photodiode pixels have a light sensitivity of 100 while SRAM cells fabricated in 128F2 area shows a static noise margin of 0.75V with a supply voltage of 5V.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信