用于电路仿真的多晶硅薄膜晶体管物理模型

Proceedings of IEEE International Electron Devices Meeting Pub Date : 1993-12-05 DOI:10.1109/IEDM.1993.347302

C. Li, K. Ikeda, T. Inoue, P. Ko

{"title":"用于电路仿真的多晶硅薄膜晶体管物理模型","authors":"C. Li, K. Ikeda, T. Inoue, P. Ko","doi":"10.1109/IEDM.1993.347302","DOIUrl":null,"url":null,"abstract":"This paper presents a poly-silicon thin film transistor model for circuit simulations. The drain current model includes the effects of hot carriers, drain induced barrier lowering (DIBL), channel length modulation (CLM), and gate induced drain leakage (GIDL). The capacitance model is weakly linked to the drain current and its derivatives. This model has been implemented in a SPICE simulation and experimental results are compared.<<ETX>>","PeriodicalId":346650,"journal":{"name":"Proceedings of IEEE International Electron Devices Meeting","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A physical poly-silicon thin film transistor model for circuit simulations\",\"authors\":\"C. Li, K. Ikeda, T. Inoue, P. Ko\",\"doi\":\"10.1109/IEDM.1993.347302\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a poly-silicon thin film transistor model for circuit simulations. The drain current model includes the effects of hot carriers, drain induced barrier lowering (DIBL), channel length modulation (CLM), and gate induced drain leakage (GIDL). The capacitance model is weakly linked to the drain current and its derivatives. This model has been implemented in a SPICE simulation and experimental results are compared.<<ETX>>\",\"PeriodicalId\":346650,\"journal\":{\"name\":\"Proceedings of IEEE International Electron Devices Meeting\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-12-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of IEEE International Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.1993.347302\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1993.347302","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 10

摘要

本文提出了一种用于电路仿真的多晶硅薄膜晶体管模型。漏极电流模型包括热载流子、漏极诱导势垒降低(DIBL)、通道长度调制(CLM)和栅极诱导漏极泄漏(GIDL)的影响。电容模型与漏极电流及其导数的关系很弱。该模型已在SPICE仿真中实现，并对实验结果进行了比较。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A physical poly-silicon thin film transistor model for circuit simulations

This paper presents a poly-silicon thin film transistor model for circuit simulations. The drain current model includes the effects of hot carriers, drain induced barrier lowering (DIBL), channel length modulation (CLM), and gate induced drain leakage (GIDL). The capacitance model is weakly linked to the drain current and its derivatives. This model has been implemented in a SPICE simulation and experimental results are compared.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of IEEE International Electron Devices Meeting

自引率

0.00%

发文量