Seong-Wan Ryu, Kyungkyu Min, Jung-Won Shin, Heimi Kwon, Dong-Ho Nam, Tae-Kyung Oh, T. Jang, Min-Soo Yoo, Yong-Taik Kim, Sungjoo Hong
{"title":"采用氢退火的硅迁移技术克服了最终规模化DRAM的可靠性限制","authors":"Seong-Wan Ryu, Kyungkyu Min, Jung-Won Shin, Heimi Kwon, Dong-Ho Nam, Tae-Kyung Oh, T. Jang, Min-Soo Yoo, Yong-Taik Kim, Sungjoo Hong","doi":"10.1109/IEDM.2017.8268437","DOIUrl":null,"url":null,"abstract":"We demonstrated a highly reliable buried-gate saddle-fin cell-transistor (cell-TR) using silicon migration technique of hydrogen (H2) annealing after a dry etch to form the saddle-fin in a fully integrated 2y-nm 4Gb DRAM. It clearly shows a reduction in interface trap density with highly enhanced variable-retention-time (VRT) and Row-Hammering immunity.","PeriodicalId":412333,"journal":{"name":"2017 IEEE International Electron Devices Meeting (IEDM)","volume":"63 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"36","resultStr":"{\"title\":\"Overcoming the reliability limitation in the ultimately scaled DRAM using silicon migration technique by hydrogen annealing\",\"authors\":\"Seong-Wan Ryu, Kyungkyu Min, Jung-Won Shin, Heimi Kwon, Dong-Ho Nam, Tae-Kyung Oh, T. Jang, Min-Soo Yoo, Yong-Taik Kim, Sungjoo Hong\",\"doi\":\"10.1109/IEDM.2017.8268437\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We demonstrated a highly reliable buried-gate saddle-fin cell-transistor (cell-TR) using silicon migration technique of hydrogen (H2) annealing after a dry etch to form the saddle-fin in a fully integrated 2y-nm 4Gb DRAM. It clearly shows a reduction in interface trap density with highly enhanced variable-retention-time (VRT) and Row-Hammering immunity.\",\"PeriodicalId\":412333,\"journal\":{\"name\":\"2017 IEEE International Electron Devices Meeting (IEDM)\",\"volume\":\"63 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"36\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE International Electron Devices Meeting (IEDM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2017.8268437\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE International Electron Devices Meeting (IEDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2017.8268437","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Overcoming the reliability limitation in the ultimately scaled DRAM using silicon migration technique by hydrogen annealing
We demonstrated a highly reliable buried-gate saddle-fin cell-transistor (cell-TR) using silicon migration technique of hydrogen (H2) annealing after a dry etch to form the saddle-fin in a fully integrated 2y-nm 4Gb DRAM. It clearly shows a reduction in interface trap density with highly enhanced variable-retention-time (VRT) and Row-Hammering immunity.