由于固有的高纵横比超薄模具翘曲和弯曲水平,以消除导电模贴膜到镀银垫上分层的Diebond工艺优化和表面表征

Marty Lorgino D. Pulutan, Olga Rivera
{"title":"由于固有的高纵横比超薄模具翘曲和弯曲水平,以消除导电模贴膜到镀银垫上分层的Diebond工艺优化和表面表征","authors":"Marty Lorgino D. Pulutan, Olga Rivera","doi":"10.1109/EPTC56328.2022.10013112","DOIUrl":null,"url":null,"abstract":"Ultrathin wafers have intrinsic warpage and bow level due to residual stress during wafer fabrication and the acting gravitational force onto the unsupported weight of the wafer when placed in cassettes. The induced warpage on the parent wafer slice is translated into component dies during wafer sawing where additional stresses are introduced by the centrifugal force of rotating blade. Not only that high warpage and bow level increases the risk of die chipping and other sawing defects but also contribute to the poor adhesion of the die attach material to the adherend surface especially on the middle region where the maximum point of warpage and bowing is typically situated. The insufficient adhesion forms uneven gap on the interface which triggers non-uniform bondline thickness and consequently causes delamination. Reducing the warpage and bow level of the wafer has been the least option as package assembly process and wafer fabrication are two separate process and that limited solutions on wafer process and handling can be done due to thinness of the die. In this paper, the researchers identified solutions on the CDAF-to-Ag-plated surface interfacial delamination through diebond process optimization and surface characterization to arrive with appropriate leadframe material surface composition and optimized diebond parameters to offset the peeling stress from deflection of convex curvature of high aspect ratio ultrathin capacitor dies.","PeriodicalId":163034,"journal":{"name":"2022 IEEE 24th Electronics Packaging Technology Conference (EPTC)","volume":"136 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-12-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Diebond Process Optimization and Surface Characterization to Eliminate Conductive Die Attach Film to Ag Plated Pad Delamination due to Intrinsic High Aspect Ratio Ultrathin Die Warpage and Bow Level\",\"authors\":\"Marty Lorgino D. Pulutan, Olga Rivera\",\"doi\":\"10.1109/EPTC56328.2022.10013112\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Ultrathin wafers have intrinsic warpage and bow level due to residual stress during wafer fabrication and the acting gravitational force onto the unsupported weight of the wafer when placed in cassettes. The induced warpage on the parent wafer slice is translated into component dies during wafer sawing where additional stresses are introduced by the centrifugal force of rotating blade. Not only that high warpage and bow level increases the risk of die chipping and other sawing defects but also contribute to the poor adhesion of the die attach material to the adherend surface especially on the middle region where the maximum point of warpage and bowing is typically situated. The insufficient adhesion forms uneven gap on the interface which triggers non-uniform bondline thickness and consequently causes delamination. Reducing the warpage and bow level of the wafer has been the least option as package assembly process and wafer fabrication are two separate process and that limited solutions on wafer process and handling can be done due to thinness of the die. In this paper, the researchers identified solutions on the CDAF-to-Ag-plated surface interfacial delamination through diebond process optimization and surface characterization to arrive with appropriate leadframe material surface composition and optimized diebond parameters to offset the peeling stress from deflection of convex curvature of high aspect ratio ultrathin capacitor dies.\",\"PeriodicalId\":163034,\"journal\":{\"name\":\"2022 IEEE 24th Electronics Packaging Technology Conference (EPTC)\",\"volume\":\"136 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-12-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 24th Electronics Packaging Technology Conference (EPTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EPTC56328.2022.10013112\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 24th Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC56328.2022.10013112","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

超薄晶圆由于在晶圆制造过程中的残余应力和放置在盒式晶圆上的重力作用而具有固有的翘曲和弯曲水平。在圆片锯切过程中,母片上的诱导翘曲转化为组件模具,其中旋转叶片的离心力引入了额外的应力。高翘曲和弯曲水平不仅增加了模具切屑和其他锯切缺陷的风险,而且还导致模具附着材料与附着表面的附着力差,特别是在翘曲和弯曲最大值通常位于的中间区域。由于粘接不足,在界面上形成不均匀的间隙,导致键合线厚度不均匀,从而导致分层。由于封装组装过程和晶圆制造是两个独立的过程,因此减少晶圆的翘曲和弯曲水平是最小的选择,并且由于模具的厚度,晶圆工艺和处理的解决方案有限。在本文中,研究人员通过工艺优化和表面表征找到了解决cdf -镀银表面界面分层的方法,得到了合适的引线框架材料表面成分和优化的二键参数,以抵消高宽高比超薄电容器模具凸曲率挠曲引起的剥离应力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Diebond Process Optimization and Surface Characterization to Eliminate Conductive Die Attach Film to Ag Plated Pad Delamination due to Intrinsic High Aspect Ratio Ultrathin Die Warpage and Bow Level
Ultrathin wafers have intrinsic warpage and bow level due to residual stress during wafer fabrication and the acting gravitational force onto the unsupported weight of the wafer when placed in cassettes. The induced warpage on the parent wafer slice is translated into component dies during wafer sawing where additional stresses are introduced by the centrifugal force of rotating blade. Not only that high warpage and bow level increases the risk of die chipping and other sawing defects but also contribute to the poor adhesion of the die attach material to the adherend surface especially on the middle region where the maximum point of warpage and bowing is typically situated. The insufficient adhesion forms uneven gap on the interface which triggers non-uniform bondline thickness and consequently causes delamination. Reducing the warpage and bow level of the wafer has been the least option as package assembly process and wafer fabrication are two separate process and that limited solutions on wafer process and handling can be done due to thinness of the die. In this paper, the researchers identified solutions on the CDAF-to-Ag-plated surface interfacial delamination through diebond process optimization and surface characterization to arrive with appropriate leadframe material surface composition and optimized diebond parameters to offset the peeling stress from deflection of convex curvature of high aspect ratio ultrathin capacitor dies.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信