前馈神经网络的FPGA优化实现

S. Oniga, A. Tisan, D. Mic, A. Buchman, A. Vida-Ratiu
{"title":"前馈神经网络的FPGA优化实现","authors":"S. Oniga, A. Tisan, D. Mic, A. Buchman, A. Vida-Ratiu","doi":"10.1109/OPTIM.2008.4602494","DOIUrl":null,"url":null,"abstract":"This paper presents an in depth study of FPGA implementation of feed-forward neural networks regarding error reduction as a function of number of bits used for weights representation. Xilinx block parameters influence on resources occupied by network and the maximum working frequency is also studied.","PeriodicalId":244464,"journal":{"name":"2008 11th International Conference on Optimization of Electrical and Electronic Equipment","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2008-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"18","resultStr":"{\"title\":\"Optimizing FPGA implementation of Feed-Forward Neural Networks\",\"authors\":\"S. Oniga, A. Tisan, D. Mic, A. Buchman, A. Vida-Ratiu\",\"doi\":\"10.1109/OPTIM.2008.4602494\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an in depth study of FPGA implementation of feed-forward neural networks regarding error reduction as a function of number of bits used for weights representation. Xilinx block parameters influence on resources occupied by network and the maximum working frequency is also studied.\",\"PeriodicalId\":244464,\"journal\":{\"name\":\"2008 11th International Conference on Optimization of Electrical and Electronic Equipment\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-05-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"18\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 11th International Conference on Optimization of Electrical and Electronic Equipment\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/OPTIM.2008.4602494\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 11th International Conference on Optimization of Electrical and Electronic Equipment","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/OPTIM.2008.4602494","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 18

摘要

本文对前馈神经网络的FPGA实现进行了深入的研究,将误差降低作为用于权重表示的比特数的函数。研究了Xilinx块参数对网络资源占用和最大工作频率的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Optimizing FPGA implementation of Feed-Forward Neural Networks
This paper presents an in depth study of FPGA implementation of feed-forward neural networks regarding error reduction as a function of number of bits used for weights representation. Xilinx block parameters influence on resources occupied by network and the maximum working frequency is also studied.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信