微处理器中数据通信电力线的双重用途

14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems Pub Date : 2011-04-13 DOI:10.1109/DDECS.2011.5783041

V. Chawla, D. Ha

{"title":"微处理器中数据通信电力线的双重用途","authors":"V. Chawla, D. Ha","doi":"10.1109/DDECS.2011.5783041","DOIUrl":null,"url":null,"abstract":"We proposed power line communication (PLC) through a microprocessor's power distribution network as a novel technique for communicating to any node inside a chip and demonstrated the suitability of Impulse Ultra-Wideband (UWB) communication. Applications of this scheme discussed in this paper exemplify the applicability of this scheme in future microprocessors. Further, data recovery block design is presented which detects short duration UWB impulses on its power line. The design has been done in IBM 0.13 um digital CMOS process and has been shown to consume 3.58 mW when operating from 1.2 V supply.","PeriodicalId":231389,"journal":{"name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Dual use of power lines for data communications in microprocessors\",\"authors\":\"V. Chawla, D. Ha\",\"doi\":\"10.1109/DDECS.2011.5783041\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We proposed power line communication (PLC) through a microprocessor's power distribution network as a novel technique for communicating to any node inside a chip and demonstrated the suitability of Impulse Ultra-Wideband (UWB) communication. Applications of this scheme discussed in this paper exemplify the applicability of this scheme in future microprocessors. Further, data recovery block design is presented which detects short duration UWB impulses on its power line. The design has been done in IBM 0.13 um digital CMOS process and has been shown to consume 3.58 mW when operating from 1.2 V supply.\",\"PeriodicalId\":231389,\"journal\":{\"name\":\"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-04-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DDECS.2011.5783041\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DDECS.2011.5783041","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 9

摘要

我们提出了电力线通信(PLC)通过微处理器的配电网络作为通信的一种新技术，在芯片内的任何节点，并证明了脉冲超宽带(UWB)通信的适用性。本文讨论了该方案的应用，说明了该方案在未来微处理器中的适用性。在此基础上，提出了检测电力线上短时间超宽带脉冲的数据恢复模块设计。该设计已在IBM 0.13 um数字CMOS工艺中完成，并已显示在1.2 V电源下工作时消耗3.58 mW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Dual use of power lines for data communications in microprocessors

We proposed power line communication (PLC) through a microprocessor's power distribution network as a novel technique for communicating to any node inside a chip and demonstrated the suitability of Impulse Ultra-Wideband (UWB) communication. Applications of this scheme discussed in this paper exemplify the applicability of this scheme in future microprocessors. Further, data recovery block design is presented which detects short duration UWB impulses on its power line. The design has been done in IBM 0.13 um digital CMOS process and has been shown to consume 3.58 mW when operating from 1.2 V supply.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems

自引率

0.00%

发文量