T. C. Müller, Jean-Luc Nagel, M. Pons, D. Séverac, Katsuhiro Hashiba, Shinichi Sawada, Katsuji Miyatake, S. Emery, A. Burg
{"title":"Mie Fujitsu 55nm DDC的PVT补偿:基于标准细胞库的比较","authors":"T. C. Müller, Jean-Luc Nagel, M. Pons, D. Séverac, Katsuhiro Hashiba, Shinichi Sawada, Katsuji Miyatake, S. Emery, A. Burg","doi":"10.1109/S3S.2017.8309246","DOIUrl":null,"url":null,"abstract":"In this paper we characterize the cross corner and cell to cell variation of a custom standard cell library (SCL) in Mie Fujitsu 55nm Deeply Depleted Channel (DDC) technology. Precharacterized Liberty library files are used as a dataset for comparing both the unbiased library against a characterization using adaptive body biasing (ABB) to compensate for process voltage and temperature (PVT) variation. Results show a reduction of the cross corner median delay variation from 2154% down to 18% with the application of ABB.","PeriodicalId":333587,"journal":{"name":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","volume":"2016 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"PVT compensation in Mie Fujitsu 55 nm DDC: A standard-cell library based comparison\",\"authors\":\"T. C. Müller, Jean-Luc Nagel, M. Pons, D. Séverac, Katsuhiro Hashiba, Shinichi Sawada, Katsuji Miyatake, S. Emery, A. Burg\",\"doi\":\"10.1109/S3S.2017.8309246\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we characterize the cross corner and cell to cell variation of a custom standard cell library (SCL) in Mie Fujitsu 55nm Deeply Depleted Channel (DDC) technology. Precharacterized Liberty library files are used as a dataset for comparing both the unbiased library against a characterization using adaptive body biasing (ABB) to compensate for process voltage and temperature (PVT) variation. Results show a reduction of the cross corner median delay variation from 2154% down to 18% with the application of ABB.\",\"PeriodicalId\":333587,\"journal\":{\"name\":\"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)\",\"volume\":\"2016 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/S3S.2017.8309246\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/S3S.2017.8309246","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
PVT compensation in Mie Fujitsu 55 nm DDC: A standard-cell library based comparison
In this paper we characterize the cross corner and cell to cell variation of a custom standard cell library (SCL) in Mie Fujitsu 55nm Deeply Depleted Channel (DDC) technology. Precharacterized Liberty library files are used as a dataset for comparing both the unbiased library against a characterization using adaptive body biasing (ABB) to compensate for process voltage and temperature (PVT) variation. Results show a reduction of the cross corner median delay variation from 2154% down to 18% with the application of ABB.