10Gb/s RS-BCH串联编解码器与并行策略的光纤通信

Qingsheng Hu, Chengkun Sun, Hua-An Zhao
{"title":"10Gb/s RS-BCH串联编解码器与并行策略的光纤通信","authors":"Qingsheng Hu, Chengkun Sun, Hua-An Zhao","doi":"10.1109/ICCCAS.2010.5581992","DOIUrl":null,"url":null,"abstract":"This paper presents a 10Gb/s concatenated RS-BCH code compatible with the protocol of G.975. To achieve the high data rate, parallel technology combining with pipelined strategies are employed. A RS-BCH encoder including 8 RS encoders and 64 BCH encoders is introduced in detail. For the decoder, we present the parallel BCH decoder design in which 8-bit parallel syndrome calculator and Chien search block are adopted. By sharing the key-equation solver, the number of key-equation solver is reduced and the hardware resources are saved. This concatenated codec has been implemented in Xilinx Vertex5 FPGA, and the measurement results show that the data rate of 10Gb/b can be realized under the working frequency of 156MHz.","PeriodicalId":199950,"journal":{"name":"2010 International Conference on Communications, Circuits and Systems (ICCCAS)","volume":"116 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-07-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"10Gb/s RS-BCH concatenated codec with parallel strategies for fiber communications\",\"authors\":\"Qingsheng Hu, Chengkun Sun, Hua-An Zhao\",\"doi\":\"10.1109/ICCCAS.2010.5581992\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 10Gb/s concatenated RS-BCH code compatible with the protocol of G.975. To achieve the high data rate, parallel technology combining with pipelined strategies are employed. A RS-BCH encoder including 8 RS encoders and 64 BCH encoders is introduced in detail. For the decoder, we present the parallel BCH decoder design in which 8-bit parallel syndrome calculator and Chien search block are adopted. By sharing the key-equation solver, the number of key-equation solver is reduced and the hardware resources are saved. This concatenated codec has been implemented in Xilinx Vertex5 FPGA, and the measurement results show that the data rate of 10Gb/b can be realized under the working frequency of 156MHz.\",\"PeriodicalId\":199950,\"journal\":{\"name\":\"2010 International Conference on Communications, Circuits and Systems (ICCCAS)\",\"volume\":\"116 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-07-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 International Conference on Communications, Circuits and Systems (ICCCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCCAS.2010.5581992\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International Conference on Communications, Circuits and Systems (ICCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCCAS.2010.5581992","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文提出了一种兼容G.975协议的10Gb/s串联RS-BCH码。为了实现高数据速率,采用了并行技术和流水线策略相结合的方法。详细介绍了一种由8个RS编码器和64个BCH编码器组成的RS-BCH编码器。在解码器方面,我们提出了采用8位并行综合征计算器和Chien搜索块的并行BCH解码器设计。通过共享键方程求解器,减少了键方程求解器的数量,节省了硬件资源。该串接编解码器已在Xilinx Vertex5 FPGA上实现,测试结果表明,在156MHz工作频率下可实现10Gb/b的数据速率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
10Gb/s RS-BCH concatenated codec with parallel strategies for fiber communications
This paper presents a 10Gb/s concatenated RS-BCH code compatible with the protocol of G.975. To achieve the high data rate, parallel technology combining with pipelined strategies are employed. A RS-BCH encoder including 8 RS encoders and 64 BCH encoders is introduced in detail. For the decoder, we present the parallel BCH decoder design in which 8-bit parallel syndrome calculator and Chien search block are adopted. By sharing the key-equation solver, the number of key-equation solver is reduced and the hardware resources are saved. This concatenated codec has been implemented in Xilinx Vertex5 FPGA, and the measurement results show that the data rate of 10Gb/b can be realized under the working frequency of 156MHz.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信