高效节能低噪声16通道模拟前端生物电位采集电路

Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test Pub Date : 2014-04-28 DOI:10.1109/VLSI-DAT.2014.6834893

Shang-Lin Wu, Po-Tsang Huang, Teng-Chieh Huang, Kuan-Neng Chen, J. Chiou, Kuo-Hua Chen, C. Chiu, H. Tong, C. Chuang, W. Hwang

{"title":"高效节能低噪声16通道模拟前端生物电位采集电路","authors":"Shang-Lin Wu, Po-Tsang Huang, Teng-Chieh Huang, Kuan-Neng Chen, J. Chiou, Kuo-Hua Chen, C. Chiu, H. Tong, C. Chuang, W. Hwang","doi":"10.1109/VLSI-DAT.2014.6834893","DOIUrl":null,"url":null,"abstract":"In this paper, an energy-efficient and low-noise 16-channel analog front-end (AFE) circuitry is proposed for acquisition of electrophysiological signals. This fully integrated front-end circuit comprises two differential difference amplifiers (DDAs) and DC offset rejection components. Additionally, the DDA is designed using a double input Gm-stage and a class-AB output for achieving high common-mode rejection ratio (CMRR), low-noise and energy efficiency. The 16-channel AFE with analog-to-digital converters (ADCs) is implemented in TSMC 0.18μm CMOS process. The measurement results show that the AFE can realize 60.3dB gain with only 20.67μW for each channel. The bandwidth of the AFE is from 2.32Hz to 6.61kHz. Furthermore, the total input referred noise and noise efficiency factor (NEF) are 0.826μVrms and 2.78 only within the target frequency range of 0.1Hz to kHz, respectively.","PeriodicalId":267124,"journal":{"name":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","volume":"45 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-04-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Energy-efficient low-noise 16-channel analog-front-end circuit for bio-potential acquisition\",\"authors\":\"Shang-Lin Wu, Po-Tsang Huang, Teng-Chieh Huang, Kuan-Neng Chen, J. Chiou, Kuo-Hua Chen, C. Chiu, H. Tong, C. Chuang, W. Hwang\",\"doi\":\"10.1109/VLSI-DAT.2014.6834893\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, an energy-efficient and low-noise 16-channel analog front-end (AFE) circuitry is proposed for acquisition of electrophysiological signals. This fully integrated front-end circuit comprises two differential difference amplifiers (DDAs) and DC offset rejection components. Additionally, the DDA is designed using a double input Gm-stage and a class-AB output for achieving high common-mode rejection ratio (CMRR), low-noise and energy efficiency. The 16-channel AFE with analog-to-digital converters (ADCs) is implemented in TSMC 0.18μm CMOS process. The measurement results show that the AFE can realize 60.3dB gain with only 20.67μW for each channel. The bandwidth of the AFE is from 2.32Hz to 6.61kHz. Furthermore, the total input referred noise and noise efficiency factor (NEF) are 0.826μVrms and 2.78 only within the target frequency range of 0.1Hz to kHz, respectively.\",\"PeriodicalId\":267124,\"journal\":{\"name\":\"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test\",\"volume\":\"45 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-04-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-DAT.2014.6834893\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2014.6834893","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

本文提出了一种节能、低噪声的16通道模拟前端(AFE)电路，用于电生理信号的采集。这个完全集成的前端电路包括两个差分放大器(dda)和直流失调抑制元件。此外，DDA设计采用双输入gm级和ab级输出，以实现高共模抑制比(CMRR)，低噪声和节能。带模数转换器(adc)的16通道AFE采用台积电0.18μm CMOS工艺实现。测量结果表明，在每个通道仅为20.67μW的情况下，AFE可以实现60.3dB增益。AFE的带宽为2.32Hz ~ 6.61kHz。在0.1Hz ~ kHz目标频率范围内，总输入参考噪声和噪声效率因子(NEF)分别为0.826μVrms和2.78。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Energy-efficient low-noise 16-channel analog-front-end circuit for bio-potential acquisition

In this paper, an energy-efficient and low-noise 16-channel analog front-end (AFE) circuitry is proposed for acquisition of electrophysiological signals. This fully integrated front-end circuit comprises two differential difference amplifiers (DDAs) and DC offset rejection components. Additionally, the DDA is designed using a double input Gm-stage and a class-AB output for achieving high common-mode rejection ratio (CMRR), low-noise and energy efficiency. The 16-channel AFE with analog-to-digital converters (ADCs) is implemented in TSMC 0.18μm CMOS process. The measurement results show that the AFE can realize 60.3dB gain with only 20.67μW for each channel. The bandwidth of the AFE is from 2.32Hz to 6.61kHz. Furthermore, the total input referred noise and noise efficiency factor (NEF) are 0.826μVrms and 2.78 only within the target frequency range of 0.1Hz to kHz, respectively.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test

自引率

0.00%

发文量