ASCEnD-FreePDK45:用于异步设计的开源标准单元库

C. Oliveira, Matheus T. Moreira, R. Guazzelli, Ney Laert Vilar Calazans
{"title":"ASCEnD-FreePDK45:用于异步设计的开源标准单元库","authors":"C. Oliveira, Matheus T. Moreira, R. Guazzelli, Ney Laert Vilar Calazans","doi":"10.1109/ICECS.2016.7841286","DOIUrl":null,"url":null,"abstract":"An analysis of the state of art in asynchronous circuits reveals a lack of resources to support their design. When asynchronous cell libraries appear in the literature, they often accompany a demand from specific circuit designs, and are not proposed as general purpose resources to support semi-custom design styles. Moreover, currently proposed asynchronous libraries employ commercial technologies that cannot be distributed as open access. This work proposes and describes ASCEnD-FreePDK45, an open source standard cell library to support the design of asynchronous circuits. This first release of the library contains 30 different cells and is based on the FreePDK45 design kit, a predictive 45nm technology. Currently, the ASCEnD-FreePDK45 library supports both NCL and SDDS-NCL asynchronous design templates and is fully compatible with the NanGate FreePDK45 open cell library. ASCEnD-FreePDK45 relies on the ASCEnD-A design flow for its construction, which provides tools for transistor sizing, layout generation and electrical characterization. This article illustrates the use of the library with a semi-custom implementation of a 32-bit KoggeStone adder with cells from both the ASCEnD-FreePDK45 and the NanGate FreePDK45 libraries.","PeriodicalId":205556,"journal":{"name":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"ASCEnD-FreePDK45: An open source standard cell library for asynchronous design\",\"authors\":\"C. Oliveira, Matheus T. Moreira, R. Guazzelli, Ney Laert Vilar Calazans\",\"doi\":\"10.1109/ICECS.2016.7841286\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An analysis of the state of art in asynchronous circuits reveals a lack of resources to support their design. When asynchronous cell libraries appear in the literature, they often accompany a demand from specific circuit designs, and are not proposed as general purpose resources to support semi-custom design styles. Moreover, currently proposed asynchronous libraries employ commercial technologies that cannot be distributed as open access. This work proposes and describes ASCEnD-FreePDK45, an open source standard cell library to support the design of asynchronous circuits. This first release of the library contains 30 different cells and is based on the FreePDK45 design kit, a predictive 45nm technology. Currently, the ASCEnD-FreePDK45 library supports both NCL and SDDS-NCL asynchronous design templates and is fully compatible with the NanGate FreePDK45 open cell library. ASCEnD-FreePDK45 relies on the ASCEnD-A design flow for its construction, which provides tools for transistor sizing, layout generation and electrical characterization. This article illustrates the use of the library with a semi-custom implementation of a 32-bit KoggeStone adder with cells from both the ASCEnD-FreePDK45 and the NanGate FreePDK45 libraries.\",\"PeriodicalId\":205556,\"journal\":{\"name\":\"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)\",\"volume\":\"13 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS.2016.7841286\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2016.7841286","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

对异步电路现状的分析揭示了支持其设计的资源的缺乏。当异步单元库出现在文献中时,它们通常伴随着特定电路设计的需求,而不是作为支持半定制设计风格的通用资源提出的。此外,目前提出的异步库采用了不能作为开放访问分发的商业技术。本文提出并描述了ASCEnD-FreePDK45,一个支持异步电路设计的开源标准单元库。该库的第一个版本包含30个不同的单元,并基于FreePDK45设计套件,这是一种预测性的45纳米技术。目前,ASCEnD-FreePDK45库支持NCL和SDDS-NCL异步设计模板,并与NanGate FreePDK45开放单元库完全兼容。ASCEnD-FreePDK45的结构依赖于ASCEnD-A设计流程,该流程为晶体管尺寸、布局生成和电气特性提供了工具。本文通过一个半自定义的32位KoggeStone加法器实现演示了该库的使用,该加法器的单元格来自ASCEnD-FreePDK45和NanGate FreePDK45库。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
ASCEnD-FreePDK45: An open source standard cell library for asynchronous design
An analysis of the state of art in asynchronous circuits reveals a lack of resources to support their design. When asynchronous cell libraries appear in the literature, they often accompany a demand from specific circuit designs, and are not proposed as general purpose resources to support semi-custom design styles. Moreover, currently proposed asynchronous libraries employ commercial technologies that cannot be distributed as open access. This work proposes and describes ASCEnD-FreePDK45, an open source standard cell library to support the design of asynchronous circuits. This first release of the library contains 30 different cells and is based on the FreePDK45 design kit, a predictive 45nm technology. Currently, the ASCEnD-FreePDK45 library supports both NCL and SDDS-NCL asynchronous design templates and is fully compatible with the NanGate FreePDK45 open cell library. ASCEnD-FreePDK45 relies on the ASCEnD-A design flow for its construction, which provides tools for transistor sizing, layout generation and electrical characterization. This article illustrates the use of the library with a semi-custom implementation of a 32-bit KoggeStone adder with cells from both the ASCEnD-FreePDK45 and the NanGate FreePDK45 libraries.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信