RIC/DICMOS -多通道CMOS格式化器

International Test Conference, 2003. Proceedings. ITC 2003. Pub Date : 2003-09-30 DOI:10.1109/TEST.2003.1270838

A. Syed

{"title":"RIC/DICMOS -多通道CMOS格式化器","authors":"A. Syed","doi":"10.1109/TEST.2003.1270838","DOIUrl":null,"url":null,"abstract":"NPTest CMOS formatter, embedded within the new timing generation IC, can provide formatted levels and internal strobe markers for eight independent pinelectronics channels at up to 800 Mbps. The timing accuracy for both the formatted edges, and the strobe markers, is specified at +I81ps. The drive side minimum pulse-width is 1 ns, and the receive side can strobe pin-electronics comparator outputs as narrow as 800 ps. This paper describes the major features and operation of the new CMOS formatter.","PeriodicalId":236182,"journal":{"name":"International Test Conference, 2003. Proceedings. ITC 2003.","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"RIC/DICMOS - multichannel CMOS formatter\",\"authors\":\"A. Syed\",\"doi\":\"10.1109/TEST.2003.1270838\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"NPTest CMOS formatter, embedded within the new timing generation IC, can provide formatted levels and internal strobe markers for eight independent pinelectronics channels at up to 800 Mbps. The timing accuracy for both the formatted edges, and the strobe markers, is specified at +I81ps. The drive side minimum pulse-width is 1 ns, and the receive side can strobe pin-electronics comparator outputs as narrow as 800 ps. This paper describes the major features and operation of the new CMOS formatter.\",\"PeriodicalId\":236182,\"journal\":{\"name\":\"International Test Conference, 2003. Proceedings. ITC 2003.\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-09-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Test Conference, 2003. Proceedings. ITC 2003.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TEST.2003.1270838\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Test Conference, 2003. Proceedings. ITC 2003.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.2003.1270838","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

NPTest CMOS格式化器，嵌入在新的定时一代IC中，可以提供格式化电平和内部频闪标记，为8个独立的引脚电子通道提供高达800mbps的速度。格式化边缘和频闪标记的定时精度都指定为+I81ps。驱动端最小脉冲宽度为1ns，接收端可以频闪引脚比较器输出窄至800ps。本文介绍了新型CMOS格式化器的主要特点和工作原理。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

RIC/DICMOS - multichannel CMOS formatter

NPTest CMOS formatter, embedded within the new timing generation IC, can provide formatted levels and internal strobe markers for eight independent pinelectronics channels at up to 800 Mbps. The timing accuracy for both the formatted edges, and the strobe markers, is specified at +I81ps. The drive side minimum pulse-width is 1 ns, and the receive side can strobe pin-electronics comparator outputs as narrow as 800 ps. This paper describes the major features and operation of the new CMOS formatter.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

International Test Conference, 2003. Proceedings. ITC 2003.

自引率

0.00%

发文量