一种用于混合内存计算的8位RRAM乘法器

2019 IEEE International Workshop on Future Computing (IWOFC Pub Date : 2019-12-01 DOI:10.1109/IWOFC48002.2019.9078444

Xuan Zhou, Xiaolei Zhu, Bing Chen, Yi Zhao, Chengjie Fu

{"title":"一种用于混合内存计算的8位RRAM乘法器","authors":"Xuan Zhou, Xiaolei Zhu, Bing Chen, Yi Zhao, Chengjie Fu","doi":"10.1109/IWOFC48002.2019.9078444","DOIUrl":null,"url":null,"abstract":"Hybrid-memory computing can reconcile the speed of in-memory computing and the power of near-memory. An RRAM based multiplier for hybrid-memory computing is proposed to balance the efficiency and flexibility. It is implemented in standard RRAM model and 65nm CMOS technology. The simulation results show that the proposed RRAM based multiplier achieves a calculation speed of 1.6us and 1.32 mW from 1V power supply.","PeriodicalId":266774,"journal":{"name":"2019 IEEE International Workshop on Future Computing (IWOFC","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An 8-bit RRAM based Multiplier for Hybrid Memory Computing\",\"authors\":\"Xuan Zhou, Xiaolei Zhu, Bing Chen, Yi Zhao, Chengjie Fu\",\"doi\":\"10.1109/IWOFC48002.2019.9078444\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Hybrid-memory computing can reconcile the speed of in-memory computing and the power of near-memory. An RRAM based multiplier for hybrid-memory computing is proposed to balance the efficiency and flexibility. It is implemented in standard RRAM model and 65nm CMOS technology. The simulation results show that the proposed RRAM based multiplier achieves a calculation speed of 1.6us and 1.32 mW from 1V power supply.\",\"PeriodicalId\":266774,\"journal\":{\"name\":\"2019 IEEE International Workshop on Future Computing (IWOFC\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE International Workshop on Future Computing (IWOFC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWOFC48002.2019.9078444\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE International Workshop on Future Computing (IWOFC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWOFC48002.2019.9078444","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

混合内存计算可以兼顾内存计算的速度和近内存计算的能力。为了平衡效率和灵活性，提出了一种基于RRAM的混合存储乘法器。它采用标准RRAM模型和65nm CMOS技术实现。仿真结果表明，在1V电源下，基于RRAM的乘法器可实现1.6us和1.32 mW的计算速度。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

An 8-bit RRAM based Multiplier for Hybrid Memory Computing

Hybrid-memory computing can reconcile the speed of in-memory computing and the power of near-memory. An RRAM based multiplier for hybrid-memory computing is proposed to balance the efficiency and flexibility. It is implemented in standard RRAM model and 65nm CMOS technology. The simulation results show that the proposed RRAM based multiplier achieves a calculation speed of 1.6us and 1.32 mW from 1V power supply.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2019 IEEE International Workshop on Future Computing (IWOFC

自引率

0.00%

发文量