A. Peizerat, J. Rostaing, P. Ouvrier-Buffet, S. Stanchina, P. Radisson, E. Marche
{"title":"一个256能量的bin谱x射线光子计数图像传感器,提供8Mcounts/s/pixel和片上电荷共享、电荷感应和堆积校正","authors":"A. Peizerat, J. Rostaing, P. Ouvrier-Buffet, S. Stanchina, P. Radisson, E. Marche","doi":"10.23919/VLSIC.2017.8008496","DOIUrl":null,"url":null,"abstract":"To achieve better and faster material discrimination in applications like security inspection, X-Ray image sensors giving a highly resolved energy spectrum per pixel are required. In this paper, a new pixel architecture for spectral imaging is presented, exhibiting a 256 bin spectrum per pixel in a single image duration, up to two orders of magnitude higher than previous works. A prototype circuit, composed of 4×8 pixels of 756μm×800μm and hybridized to a CdTe crystal, was fabricated in a 0.13μm process. Our pixel architecture has been measured at 8 Mcounts/s/pixel while embedding on-chip charge sharing, charge induction and pile-up corrections.","PeriodicalId":176340,"journal":{"name":"2017 Symposium on VLSI Circuits","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 256 energy bin spectrum X-ray photon-counting image sensor providing 8Mcounts/s/pixel and on-chip charge sharing, charge induction and pile-up corrections\",\"authors\":\"A. Peizerat, J. Rostaing, P. Ouvrier-Buffet, S. Stanchina, P. Radisson, E. Marche\",\"doi\":\"10.23919/VLSIC.2017.8008496\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"To achieve better and faster material discrimination in applications like security inspection, X-Ray image sensors giving a highly resolved energy spectrum per pixel are required. In this paper, a new pixel architecture for spectral imaging is presented, exhibiting a 256 bin spectrum per pixel in a single image duration, up to two orders of magnitude higher than previous works. A prototype circuit, composed of 4×8 pixels of 756μm×800μm and hybridized to a CdTe crystal, was fabricated in a 0.13μm process. Our pixel architecture has been measured at 8 Mcounts/s/pixel while embedding on-chip charge sharing, charge induction and pile-up corrections.\",\"PeriodicalId\":176340,\"journal\":{\"name\":\"2017 Symposium on VLSI Circuits\",\"volume\":\"56 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/VLSIC.2017.8008496\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIC.2017.8008496","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 256 energy bin spectrum X-ray photon-counting image sensor providing 8Mcounts/s/pixel and on-chip charge sharing, charge induction and pile-up corrections
To achieve better and faster material discrimination in applications like security inspection, X-Ray image sensors giving a highly resolved energy spectrum per pixel are required. In this paper, a new pixel architecture for spectral imaging is presented, exhibiting a 256 bin spectrum per pixel in a single image duration, up to two orders of magnitude higher than previous works. A prototype circuit, composed of 4×8 pixels of 756μm×800μm and hybridized to a CdTe crystal, was fabricated in a 0.13μm process. Our pixel architecture has been measured at 8 Mcounts/s/pixel while embedding on-chip charge sharing, charge induction and pile-up corrections.