P. Maillard, Y. P. Chen, Jue Arver, Venkatesh Merugu, Ava Shui, M. Voogel
{"title":"Xilinx 7nm VersalTM多核标量处理系统(PS)的中子和64MeV质子表征","authors":"P. Maillard, Y. P. Chen, Jue Arver, Venkatesh Merugu, Ava Shui, M. Voogel","doi":"10.1109/REDW56037.2022.9921497","DOIUrl":null,"url":null,"abstract":"This paper presents the single event response of Xilinx’s 7nm Versal ACAP dual R5 and dual A72 ARM core processor (PS). The PS was evaluating using Xilinx System Validation Tool (SVT) design suite. Accelerated SEU beam test of a XCVC1902 device was performed using the 64MeV Proton source at Crocker Nuclear Laboratory (CNL) and at LANSCE. More than 5 million designs exercising covering all the PS power domains were generated. Single-event characterization results are presented and categorized in terms of detectability and correctability. Beam test results show that the overall Processor System (PS) SEFI FIT is $\\sim0.2$ at NYC sea level, with all safety mechanisms enabled and no uncorrectable events were observed in the PS caches and RAMs.","PeriodicalId":202271,"journal":{"name":"2022 IEEE Radiation Effects Data Workshop (REDW) (in conjunction with 2022 NSREC)","volume":"85 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Neutron and 64MeV Proton Characterization of Xilinx 7nm VersalTM Multicore Scalar Processing System (PS)\",\"authors\":\"P. Maillard, Y. P. Chen, Jue Arver, Venkatesh Merugu, Ava Shui, M. Voogel\",\"doi\":\"10.1109/REDW56037.2022.9921497\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the single event response of Xilinx’s 7nm Versal ACAP dual R5 and dual A72 ARM core processor (PS). The PS was evaluating using Xilinx System Validation Tool (SVT) design suite. Accelerated SEU beam test of a XCVC1902 device was performed using the 64MeV Proton source at Crocker Nuclear Laboratory (CNL) and at LANSCE. More than 5 million designs exercising covering all the PS power domains were generated. Single-event characterization results are presented and categorized in terms of detectability and correctability. Beam test results show that the overall Processor System (PS) SEFI FIT is $\\\\sim0.2$ at NYC sea level, with all safety mechanisms enabled and no uncorrectable events were observed in the PS caches and RAMs.\",\"PeriodicalId\":202271,\"journal\":{\"name\":\"2022 IEEE Radiation Effects Data Workshop (REDW) (in conjunction with 2022 NSREC)\",\"volume\":\"85 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Radiation Effects Data Workshop (REDW) (in conjunction with 2022 NSREC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/REDW56037.2022.9921497\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Radiation Effects Data Workshop (REDW) (in conjunction with 2022 NSREC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/REDW56037.2022.9921497","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Neutron and 64MeV Proton Characterization of Xilinx 7nm VersalTM Multicore Scalar Processing System (PS)
This paper presents the single event response of Xilinx’s 7nm Versal ACAP dual R5 and dual A72 ARM core processor (PS). The PS was evaluating using Xilinx System Validation Tool (SVT) design suite. Accelerated SEU beam test of a XCVC1902 device was performed using the 64MeV Proton source at Crocker Nuclear Laboratory (CNL) and at LANSCE. More than 5 million designs exercising covering all the PS power domains were generated. Single-event characterization results are presented and categorized in terms of detectability and correctability. Beam test results show that the overall Processor System (PS) SEFI FIT is $\sim0.2$ at NYC sea level, with all safety mechanisms enabled and no uncorrectable events were observed in the PS caches and RAMs.