一种3.3 V操作非易失性存储单元技术

1992 Symposium on VLSI Technology Digest of Technical Papers Pub Date : 1992-06-02 DOI:10.1109/VLSIT.1992.200636

K. Yoshikawa, E. Sakagami, S. Mori, N. Arai, K. Narita, Y. Yamaguchi, Y. Ohshima, K. Naruke

{"title":"一种3.3 V操作非易失性存储单元技术","authors":"K. Yoshikawa, E. Sakagami, S. Mori, N. Arai, K. Narita, Y. Yamaguchi, Y. Ohshima, K. Naruke","doi":"10.1109/VLSIT.1992.200636","DOIUrl":null,"url":null,"abstract":"The design and performance of a stacked-gate nonvolatile memory (EPROM/flash) cell operated with a 3.3-V/sub cc/ power supply are discussed. It is shown that optimally redesigned 5-V cells with thinner gate oxide reduced V/sub t/, and greater channel width can be operated on a 3.3-V V/sub cc/ should also be applicable to the next generation of 64-Mb devices and beyond.<<ETX>>","PeriodicalId":404756,"journal":{"name":"1992 Symposium on VLSI Technology Digest of Technical Papers","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 3.3 V operation nonvolatile memory cell technology\",\"authors\":\"K. Yoshikawa, E. Sakagami, S. Mori, N. Arai, K. Narita, Y. Yamaguchi, Y. Ohshima, K. Naruke\",\"doi\":\"10.1109/VLSIT.1992.200636\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The design and performance of a stacked-gate nonvolatile memory (EPROM/flash) cell operated with a 3.3-V/sub cc/ power supply are discussed. It is shown that optimally redesigned 5-V cells with thinner gate oxide reduced V/sub t/, and greater channel width can be operated on a 3.3-V V/sub cc/ should also be applicable to the next generation of 64-Mb devices and beyond.<<ETX>>\",\"PeriodicalId\":404756,\"journal\":{\"name\":\"1992 Symposium on VLSI Technology Digest of Technical Papers\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1992 Symposium on VLSI Technology Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.1992.200636\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1992 Symposium on VLSI Technology Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1992.200636","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

讨论了在3.3 v /sub / cc/电源下工作的堆叠栅非易失性存储器(EPROM/flash)电池的设计和性能。研究表明，优化设计的具有更薄栅极氧化物的5-V电池可以降低V/sub /，并且可以在3.3 V V/sub / cc/下工作，通道宽度更大，也适用于下一代64mb及以上的设备。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 3.3 V operation nonvolatile memory cell technology

The design and performance of a stacked-gate nonvolatile memory (EPROM/flash) cell operated with a 3.3-V/sub cc/ power supply are discussed. It is shown that optimally redesigned 5-V cells with thinner gate oxide reduced V/sub t/, and greater channel width can be operated on a 3.3-V V/sub cc/ should also be applicable to the next generation of 64-Mb devices and beyond.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1992 Symposium on VLSI Technology Digest of Technical Papers

自引率

0.00%

发文量