K. Nakayama, T. Kojima, H. Miyaguchi, T. Sawaragi, Y. Yaguchi
{"title":"EDTV-II解码器BY SVP2(第二代扫描线视频处理器)","authors":"K. Nakayama, T. Kojima, H. Miyaguchi, T. Sawaragi, Y. Yaguchi","doi":"10.1109/ICCE.1995.517953","DOIUrl":null,"url":null,"abstract":"SVP2 (the second generation scan-line video processor) is a general purpose programmable real-time video processor having 1024 processing elements on a single chip. It can perform 5.7-billion 8-bit addition in a second, and a full spec EDTV-II (the second generation enhanced definition TV in Japan) decoder was implemented by two SVP2. >","PeriodicalId":306595,"journal":{"name":"Proceedings of International Conference on Consumer Electronics","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"EDTV-II DECODER BY SVP2 (the 2nd generation of Scan-line Video Processor)\",\"authors\":\"K. Nakayama, T. Kojima, H. Miyaguchi, T. Sawaragi, Y. Yaguchi\",\"doi\":\"10.1109/ICCE.1995.517953\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"SVP2 (the second generation scan-line video processor) is a general purpose programmable real-time video processor having 1024 processing elements on a single chip. It can perform 5.7-billion 8-bit addition in a second, and a full spec EDTV-II (the second generation enhanced definition TV in Japan) decoder was implemented by two SVP2. >\",\"PeriodicalId\":306595,\"journal\":{\"name\":\"Proceedings of International Conference on Consumer Electronics\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of International Conference on Consumer Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCE.1995.517953\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Conference on Consumer Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE.1995.517953","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
EDTV-II DECODER BY SVP2 (the 2nd generation of Scan-line Video Processor)
SVP2 (the second generation scan-line video processor) is a general purpose programmable real-time video processor having 1024 processing elements on a single chip. It can perform 5.7-billion 8-bit addition in a second, and a full spec EDTV-II (the second generation enhanced definition TV in Japan) decoder was implemented by two SVP2. >