用于片上互连的静态脉冲总线

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) Pub Date : 2002-06-13 DOI:10.1109/VLSIC.2002.1015051

M. Khellah, J. Tschanz, Y. Ye, S. Narendra, V. De

{"title":"用于片上互连的静态脉冲总线","authors":"M. Khellah, J. Tschanz, Y. Ye, S. Narendra, V. De","doi":"10.1109/VLSIC.2002.1015051","DOIUrl":null,"url":null,"abstract":"Static Pulsed Bus (SPB) improves delay by 15%-25% or reduces energy by 12%-25% and peak current by 26%-34%, compared to the conventional static bus (SB) scheme, for 1500 μm to 4500 μm bus lengths in a 100 nm technology. Energy savings are maintained across all data activity factors.","PeriodicalId":162493,"journal":{"name":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"26","resultStr":"{\"title\":\"Static pulsed bus for on-chip interconnects\",\"authors\":\"M. Khellah, J. Tschanz, Y. Ye, S. Narendra, V. De\",\"doi\":\"10.1109/VLSIC.2002.1015051\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Static Pulsed Bus (SPB) improves delay by 15%-25% or reduces energy by 12%-25% and peak current by 26%-34%, compared to the conventional static bus (SB) scheme, for 1500 μm to 4500 μm bus lengths in a 100 nm technology. Energy savings are maintained across all data activity factors.\",\"PeriodicalId\":162493,\"journal\":{\"name\":\"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)\",\"volume\":\"52 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"26\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2002.1015051\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2002.1015051","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 26

摘要

与传统的静态总线(SB)方案相比，静态脉冲总线(SPB)在100 nm工艺中，在1500 μm ~ 4500 μm总线长度范围内，延迟提高15% ~ 25%，能量降低12% ~ 25%，峰值电流降低26% ~ 34%。在所有数据活动因素中都保持节能。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Static pulsed bus for on-chip interconnects

Static Pulsed Bus (SPB) improves delay by 15%-25% or reduces energy by 12%-25% and peak current by 26%-34%, compared to the conventional static bus (SB) scheme, for 1500 μm to 4500 μm bus lengths in a 100 nm technology. Energy savings are maintained across all data activity factors.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)

自引率

0.00%

发文量