Mário Saldanha, M. Corrêa, G. Corrêa, D. Palomino, M. Porto, B. Zatt, L. Agostini
{"title":"AV1和H.266/VVC视频编解码器专用硬件设计概述","authors":"Mário Saldanha, M. Corrêa, G. Corrêa, D. Palomino, M. Porto, B. Zatt, L. Agostini","doi":"10.1109/ICECS49266.2020.9294862","DOIUrl":null,"url":null,"abstract":"This paper presents an overview of published works related to dedicated hardware designs for the recent AV1 codec and the H.266/VVC video coding standard. We describe the main coding tools comparing them between AV1 and H.266/VVC codecs to highlight the new algorithms and techniques employed to improve coding efficiency. Then, we present the main published works proposing FPGA/ASIC hardware designs for AV1 and H.266/VVC. It is possible to observe that most of the published works focus on the challenge of implementing the new coding tools of both codecs to attend high throughput demands, such as real-time processing of 1080p, UHD 4K and UHD 8K resolutions.","PeriodicalId":404022,"journal":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"An Overview of Dedicated Hardware Designs for State-of-the-Art AV1 and H.266/VVC Video Codecs\",\"authors\":\"Mário Saldanha, M. Corrêa, G. Corrêa, D. Palomino, M. Porto, B. Zatt, L. Agostini\",\"doi\":\"10.1109/ICECS49266.2020.9294862\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an overview of published works related to dedicated hardware designs for the recent AV1 codec and the H.266/VVC video coding standard. We describe the main coding tools comparing them between AV1 and H.266/VVC codecs to highlight the new algorithms and techniques employed to improve coding efficiency. Then, we present the main published works proposing FPGA/ASIC hardware designs for AV1 and H.266/VVC. It is possible to observe that most of the published works focus on the challenge of implementing the new coding tools of both codecs to attend high throughput demands, such as real-time processing of 1080p, UHD 4K and UHD 8K resolutions.\",\"PeriodicalId\":404022,\"journal\":{\"name\":\"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS49266.2020.9294862\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS49266.2020.9294862","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An Overview of Dedicated Hardware Designs for State-of-the-Art AV1 and H.266/VVC Video Codecs
This paper presents an overview of published works related to dedicated hardware designs for the recent AV1 codec and the H.266/VVC video coding standard. We describe the main coding tools comparing them between AV1 and H.266/VVC codecs to highlight the new algorithms and techniques employed to improve coding efficiency. Then, we present the main published works proposing FPGA/ASIC hardware designs for AV1 and H.266/VVC. It is possible to observe that most of the published works focus on the challenge of implementing the new coding tools of both codecs to attend high throughput demands, such as real-time processing of 1080p, UHD 4K and UHD 8K resolutions.