AV1和H.266/VVC视频编解码器专用硬件设计概述

Mário Saldanha, M. Corrêa, G. Corrêa, D. Palomino, M. Porto, B. Zatt, L. Agostini
{"title":"AV1和H.266/VVC视频编解码器专用硬件设计概述","authors":"Mário Saldanha, M. Corrêa, G. Corrêa, D. Palomino, M. Porto, B. Zatt, L. Agostini","doi":"10.1109/ICECS49266.2020.9294862","DOIUrl":null,"url":null,"abstract":"This paper presents an overview of published works related to dedicated hardware designs for the recent AV1 codec and the H.266/VVC video coding standard. We describe the main coding tools comparing them between AV1 and H.266/VVC codecs to highlight the new algorithms and techniques employed to improve coding efficiency. Then, we present the main published works proposing FPGA/ASIC hardware designs for AV1 and H.266/VVC. It is possible to observe that most of the published works focus on the challenge of implementing the new coding tools of both codecs to attend high throughput demands, such as real-time processing of 1080p, UHD 4K and UHD 8K resolutions.","PeriodicalId":404022,"journal":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"An Overview of Dedicated Hardware Designs for State-of-the-Art AV1 and H.266/VVC Video Codecs\",\"authors\":\"Mário Saldanha, M. Corrêa, G. Corrêa, D. Palomino, M. Porto, B. Zatt, L. Agostini\",\"doi\":\"10.1109/ICECS49266.2020.9294862\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an overview of published works related to dedicated hardware designs for the recent AV1 codec and the H.266/VVC video coding standard. We describe the main coding tools comparing them between AV1 and H.266/VVC codecs to highlight the new algorithms and techniques employed to improve coding efficiency. Then, we present the main published works proposing FPGA/ASIC hardware designs for AV1 and H.266/VVC. It is possible to observe that most of the published works focus on the challenge of implementing the new coding tools of both codecs to attend high throughput demands, such as real-time processing of 1080p, UHD 4K and UHD 8K resolutions.\",\"PeriodicalId\":404022,\"journal\":{\"name\":\"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS49266.2020.9294862\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS49266.2020.9294862","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文概述了与AV1编解码器和H.266/VVC视频编码标准的专用硬件设计相关的已发表作品。我们描述了AV1和H.266/VVC编解码器之间的主要编码工具,以突出用于提高编码效率的新算法和技术。然后,我们介绍了AV1和H.266/VVC的FPGA/ASIC硬件设计的主要发表作品。可以观察到,大多数已发表的作品都集中在实现两种编解码器的新编码工具以满足高吞吐量需求的挑战,例如1080p, UHD 4K和UHD 8K分辨率的实时处理。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An Overview of Dedicated Hardware Designs for State-of-the-Art AV1 and H.266/VVC Video Codecs
This paper presents an overview of published works related to dedicated hardware designs for the recent AV1 codec and the H.266/VVC video coding standard. We describe the main coding tools comparing them between AV1 and H.266/VVC codecs to highlight the new algorithms and techniques employed to improve coding efficiency. Then, we present the main published works proposing FPGA/ASIC hardware designs for AV1 and H.266/VVC. It is possible to observe that most of the published works focus on the challenge of implementing the new coding tools of both codecs to attend high throughput demands, such as real-time processing of 1080p, UHD 4K and UHD 8K resolutions.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信