Shinya Tanimura, A. Tsuchiya, R. Noguchi, Toshiyuki Inoue, K. Kishine
{"title":"多通道跨阻放大器串扰噪声滤波器的设计","authors":"Shinya Tanimura, A. Tsuchiya, R. Noguchi, Toshiyuki Inoue, K. Kishine","doi":"10.1109/SOCC46988.2019.1570554632","DOIUrl":null,"url":null,"abstract":"This paper discusses design of area effective crosstalk noise reduction for multi-channel transimpedance amplifiers. For parallel integration of optical receivers, noise via the power/ground lines is a serious issue. One of the noise reduction technique is an RC filter insertion, however systematic design is still unclear. We investigate how to determine the time constant of the RC filter. Since the time constant of RC filter affects the balance of the supply noise and the ground noise, the noise reduction becomes maximum at a certain time constant. We fabricated an 180-nm CMOS test chip of parallel TIAs with the RC filter. Measurement results confirm that an adequate time constant design maximize the noise reduction and the maximum reduction ratio is 38%.","PeriodicalId":253998,"journal":{"name":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design of Crosstalk Noise Filter for Multi-Channel Transimpedance Amplifier\",\"authors\":\"Shinya Tanimura, A. Tsuchiya, R. Noguchi, Toshiyuki Inoue, K. Kishine\",\"doi\":\"10.1109/SOCC46988.2019.1570554632\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper discusses design of area effective crosstalk noise reduction for multi-channel transimpedance amplifiers. For parallel integration of optical receivers, noise via the power/ground lines is a serious issue. One of the noise reduction technique is an RC filter insertion, however systematic design is still unclear. We investigate how to determine the time constant of the RC filter. Since the time constant of RC filter affects the balance of the supply noise and the ground noise, the noise reduction becomes maximum at a certain time constant. We fabricated an 180-nm CMOS test chip of parallel TIAs with the RC filter. Measurement results confirm that an adequate time constant design maximize the noise reduction and the maximum reduction ratio is 38%.\",\"PeriodicalId\":253998,\"journal\":{\"name\":\"2019 32nd IEEE International System-on-Chip Conference (SOCC)\",\"volume\":\"61 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 32nd IEEE International System-on-Chip Conference (SOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCC46988.2019.1570554632\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 32nd IEEE International System-on-Chip Conference (SOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCC46988.2019.1570554632","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of Crosstalk Noise Filter for Multi-Channel Transimpedance Amplifier
This paper discusses design of area effective crosstalk noise reduction for multi-channel transimpedance amplifiers. For parallel integration of optical receivers, noise via the power/ground lines is a serious issue. One of the noise reduction technique is an RC filter insertion, however systematic design is still unclear. We investigate how to determine the time constant of the RC filter. Since the time constant of RC filter affects the balance of the supply noise and the ground noise, the noise reduction becomes maximum at a certain time constant. We fabricated an 180-nm CMOS test chip of parallel TIAs with the RC filter. Measurement results confirm that an adequate time constant design maximize the noise reduction and the maximum reduction ratio is 38%.