一个3μW, 0.65V的稳压器，内置温度补偿基准电压

2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD) Pub Date : 2016-06-27 DOI:10.1109/SMACD.2016.7520647

Fu-To Lin, Jui-Hsiang Tsai, Y. Liao

{"title":"一个3μW, 0.65V的稳压器，内置温度补偿基准电压","authors":"Fu-To Lin, Jui-Hsiang Tsai, Y. Liao","doi":"10.1109/SMACD.2016.7520647","DOIUrl":null,"url":null,"abstract":"This paper presents a 0.65-V flipped voltage follower (FVF)-based regulator with an embedded sub-1-V voltage reference. A low-pass filter is employed in the current coupling path to reduce the bias noise and improve the power supply rejection (PSR) at a low-frequency band (<;kHz). The chip is fabricated in a 0.18-μm CMOS process and occupies an active area of 0.076 mm2. The proposed FVF regulator achieves a temperature coefficient of 68-ppm/°C over 0-100 °C, with a PSR of -50 dB at 1 kHz, and can drive a 0-3 mA load current while consuming only a quiescent current of 4.5 μA at a 0.8 V supply.","PeriodicalId":441203,"journal":{"name":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 3μW, 0.65V regulator with an embedded temperature compensated voltage reference\",\"authors\":\"Fu-To Lin, Jui-Hsiang Tsai, Y. Liao\",\"doi\":\"10.1109/SMACD.2016.7520647\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 0.65-V flipped voltage follower (FVF)-based regulator with an embedded sub-1-V voltage reference. A low-pass filter is employed in the current coupling path to reduce the bias noise and improve the power supply rejection (PSR) at a low-frequency band (<;kHz). The chip is fabricated in a 0.18-μm CMOS process and occupies an active area of 0.076 mm2. The proposed FVF regulator achieves a temperature coefficient of 68-ppm/°C over 0-100 °C, with a PSR of -50 dB at 1 kHz, and can drive a 0-3 mA load current while consuming only a quiescent current of 4.5 μA at a 0.8 V supply.\",\"PeriodicalId\":441203,\"journal\":{\"name\":\"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-06-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMACD.2016.7520647\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMACD.2016.7520647","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

本文提出了一种基于0.65 v翻转电压跟随器(FVF)的稳压器，该稳压器具有嵌入式sub-1 v基准电压。在电流耦合路径中采用低通滤波器来降低偏置噪声并提高低频(<;kHz)的电源抑制(PSR)。该芯片采用0.18 μm CMOS工艺制造，有效面积为0.076 mm2。所提出的FVF稳压器在0-100°C范围内的温度系数为68 ppm/°C，在1 kHz时的PSR为-50 dB，在0.8 V电源下仅消耗4.5 μA的静态电流，可驱动0-3 mA的负载电流。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 3μW, 0.65V regulator with an embedded temperature compensated voltage reference

This paper presents a 0.65-V flipped voltage follower (FVF)-based regulator with an embedded sub-1-V voltage reference. A low-pass filter is employed in the current coupling path to reduce the bias noise and improve the power supply rejection (PSR) at a low-frequency band (<;kHz). The chip is fabricated in a 0.18-μm CMOS process and occupies an active area of 0.076 mm2. The proposed FVF regulator achieves a temperature coefficient of 68-ppm/°C over 0-100 °C, with a PSR of -50 dB at 1 kHz, and can drive a 0-3 mA load current while consuming only a quiescent current of 4.5 μA at a 0.8 V supply.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2016 13th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)

自引率

0.00%

发文量