发布求助
文献互助 智能选刊 最新文献

采用NMOS技术的计算机体系结构

1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI:10.1109/ISSCC.1980.1156143
M. Druke, E. Buckley, R. Gusowski, D. Carberry, R. Feaver, R. March
{"title":"采用NMOS技术的计算机体系结构","authors":"M. Druke, E. Buckley, R. Gusowski, D. Carberry, R. Feaver, R. March","doi":"10.1109/ISSCC.1980.1156143","DOIUrl":null,"url":null,"abstract":"A family of NMOS devices for a CPU chip which executes 16-bit register-to-register operations in a single 400ns microcycle, and memory-to-register moves in 2 microcycles, will be described.","PeriodicalId":229101,"journal":{"name":"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Computer architecture using NMOS technology\",\"authors\":\"M. Druke, E. Buckley, R. Gusowski, D. Carberry, R. Feaver, R. March\",\"doi\":\"10.1109/ISSCC.1980.1156143\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A family of NMOS devices for a CPU chip which executes 16-bit register-to-register operations in a single 400ns microcycle, and memory-to-register moves in 2 microcycles, will be described.\",\"PeriodicalId\":229101,\"journal\":{\"name\":\"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1980.1156143\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1980.1156143","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

将描述用于CPU芯片的一系列NMOS器件，这些器件在单个400ns微周期内执行16位寄存器到寄存器操作，并在2微周期内执行存储器到寄存器移动。
本文章由计算机程序翻译，如有差异，请以英文原文为准。
分享
查看原文 本刊更多论文
Computer architecture using NMOS technology
A family of NMOS devices for a CPU chip which executes 16-bit register-to-register operations in a single 400ns microcycle, and memory-to-register moves in 2 microcycles, will be described.
求助全文
通过发布文献求助，成功后即可免费获取论文全文。 去求助
来源期刊
1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信