用于WLAN IEEE 802.11b/g发射机前端的2.4GHz功率放大器驱动器

2008 4th IEEE International Conference on Circuits and Systems for Communications Pub Date : 2008-05-26 DOI:10.1109/ICCSC.2008.19

Xuelian Zhang, Jun Yan, Yin Shi, F. F. Dai

{"title":"用于WLAN IEEE 802.11b/g发射机前端的2.4GHz功率放大器驱动器","authors":"Xuelian Zhang, Jun Yan, Yin Shi, F. F. Dai","doi":"10.1109/ICCSC.2008.19","DOIUrl":null,"url":null,"abstract":"This paper presents a 2.4 GHz power amplifier driver used in a WLAN IEEE 802.11b/g transmitter front-end which employs a walking IF architecture. The power amplifier driver is implemented in a 50 GHz 0.5 mum SiGe BiCMOS technology. And it consists of a differential cascode amplifier stage, an emitter follower and a common-emitter amplifier. It dissipates 28 mA current under a 3.3 V power supply, and occupies 0.5x0.56 mm2 die areas. The power amplifier driver exhibits 12dB power gain and delivers -10 dBm power to an off-chip power amplifier with 50 Omega input impedance. It has good suppression of LO and image spurs, and its IIP3 is +10.2 dBm.","PeriodicalId":137660,"journal":{"name":"2008 4th IEEE International Conference on Circuits and Systems for Communications","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 2.4GHz Power Amplifier Driver used in a WLAN IEEE 802.11b/g Transmitter Front-End\",\"authors\":\"Xuelian Zhang, Jun Yan, Yin Shi, F. F. Dai\",\"doi\":\"10.1109/ICCSC.2008.19\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 2.4 GHz power amplifier driver used in a WLAN IEEE 802.11b/g transmitter front-end which employs a walking IF architecture. The power amplifier driver is implemented in a 50 GHz 0.5 mum SiGe BiCMOS technology. And it consists of a differential cascode amplifier stage, an emitter follower and a common-emitter amplifier. It dissipates 28 mA current under a 3.3 V power supply, and occupies 0.5x0.56 mm2 die areas. The power amplifier driver exhibits 12dB power gain and delivers -10 dBm power to an off-chip power amplifier with 50 Omega input impedance. It has good suppression of LO and image spurs, and its IIP3 is +10.2 dBm.\",\"PeriodicalId\":137660,\"journal\":{\"name\":\"2008 4th IEEE International Conference on Circuits and Systems for Communications\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-05-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 4th IEEE International Conference on Circuits and Systems for Communications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCSC.2008.19\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 4th IEEE International Conference on Circuits and Systems for Communications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCSC.2008.19","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种用于WLAN IEEE 802.11b/g发射机前端的2.4 GHz功率放大器驱动，该驱动采用行走中频结构。功率放大器驱动器采用50 GHz 0.5 μ g SiGe BiCMOS技术实现。它由一个差分级联放大级、一个发射极跟随器和一个共发射极放大器组成。它在3.3 V电源下耗散28ma电流，并占用0.5x0.56 mm2的芯片面积。功率放大器驱动器具有12dB的功率增益，并为片外功率放大器提供- 10dbm的功率，输入阻抗为50 ω。它对LO和像杂散具有良好的抑制作用，IIP3为+10.2 dBm。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 2.4GHz Power Amplifier Driver used in a WLAN IEEE 802.11b/g Transmitter Front-End

This paper presents a 2.4 GHz power amplifier driver used in a WLAN IEEE 802.11b/g transmitter front-end which employs a walking IF architecture. The power amplifier driver is implemented in a 50 GHz 0.5 mum SiGe BiCMOS technology. And it consists of a differential cascode amplifier stage, an emitter follower and a common-emitter amplifier. It dissipates 28 mA current under a 3.3 V power supply, and occupies 0.5x0.56 mm2 die areas. The power amplifier driver exhibits 12dB power gain and delivers -10 dBm power to an off-chip power amplifier with 50 Omega input impedance. It has good suppression of LO and image spurs, and its IIP3 is +10.2 dBm.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2008 4th IEEE International Conference on Circuits and Systems for Communications

自引率

0.00%

发文量