固态硬盘产品板级CDM及线路静电放电现象的研究

Jungho Jin, Youngbong Han, Byung-Il Kown, Iloh Jang, N. Lee, Seungbae Lee, Yuchul Hwang, Hoosung Kim, S. Pae
{"title":"固态硬盘产品板级CDM及线路静电放电现象的研究","authors":"Jungho Jin, Youngbong Han, Byung-Il Kown, Iloh Jang, N. Lee, Seungbae Lee, Yuchul Hwang, Hoosung Kim, S. Pae","doi":"10.1109/IPFA55383.2022.9915752","DOIUrl":null,"url":null,"abstract":"Component-level charged device model (CDM) test method compliant with JS-002 is a good method to represent electro static discharge (ESD) failures of semiconductors. The CDM test method is useful to represent the ESD immunity of components constituting the system. However, there are factors that affect ESD immunity besides components in the system, it is important to verify ESD immunity in the system-level. In this paper, board-level CDM test method for solid state drives (SSDs) was proposed. This method can be used as a complementary method for system-level ESD test. A test environment suitable for SSD was set up using component-level CDM test equipment to reproduce ESD failure during assembly and test processes. The root-cause of the ESD failure is CDM damage caused by fast charge transfer between SSDs and adjacent objects. When SSD is combined with the equipment for electrical test, rapid charge transfer occurs through the metallic part of the SSD. A momentary voltage rise occurs at a specific node of semiconductors in SSD, and failure can be occurred. A failure of SSDs in assembly and test line was effectively replicated and root-cause identified and fixed.","PeriodicalId":378702,"journal":{"name":"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-07-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Investigation on Board-Level CDM in SSD Products and Replication of Line ESD Phenomena\",\"authors\":\"Jungho Jin, Youngbong Han, Byung-Il Kown, Iloh Jang, N. Lee, Seungbae Lee, Yuchul Hwang, Hoosung Kim, S. Pae\",\"doi\":\"10.1109/IPFA55383.2022.9915752\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Component-level charged device model (CDM) test method compliant with JS-002 is a good method to represent electro static discharge (ESD) failures of semiconductors. The CDM test method is useful to represent the ESD immunity of components constituting the system. However, there are factors that affect ESD immunity besides components in the system, it is important to verify ESD immunity in the system-level. In this paper, board-level CDM test method for solid state drives (SSDs) was proposed. This method can be used as a complementary method for system-level ESD test. A test environment suitable for SSD was set up using component-level CDM test equipment to reproduce ESD failure during assembly and test processes. The root-cause of the ESD failure is CDM damage caused by fast charge transfer between SSDs and adjacent objects. When SSD is combined with the equipment for electrical test, rapid charge transfer occurs through the metallic part of the SSD. A momentary voltage rise occurs at a specific node of semiconductors in SSD, and failure can be occurred. A failure of SSDs in assembly and test line was effectively replicated and root-cause identified and fixed.\",\"PeriodicalId\":378702,\"journal\":{\"name\":\"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-07-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA55383.2022.9915752\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA55383.2022.9915752","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

符合jis -002标准的元件级带电器件模型(CDM)测试方法是表征半导体静电放电(ESD)故障的良好方法。CDM测试方法可用于表征构成系统的元器件的ESD抗扰度。但是,除系统内部元器件外,还有其他因素影响ESD抗扰度,因此从系统层面对ESD抗扰度进行验证十分重要。提出了固态硬盘的板级CDM测试方法。该方法可作为系统级ESD测试的补充方法。利用组件级CDM测试设备建立适合SSD的测试环境,重现组装和测试过程中的ESD故障。导致ESD失效的根本原因是由于ssd盘与邻近物体之间的快速电荷传输导致CDM损坏。当SSD与设备结合进行电气测试时,通过SSD的金属部分会发生快速的电荷传递。在固态硬盘中,半导体的某一特定节点出现瞬间电压上升,可能导致故障。ssd在组装和测试线上的故障被有效地复制,并确定和修复了根本原因。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Investigation on Board-Level CDM in SSD Products and Replication of Line ESD Phenomena
Component-level charged device model (CDM) test method compliant with JS-002 is a good method to represent electro static discharge (ESD) failures of semiconductors. The CDM test method is useful to represent the ESD immunity of components constituting the system. However, there are factors that affect ESD immunity besides components in the system, it is important to verify ESD immunity in the system-level. In this paper, board-level CDM test method for solid state drives (SSDs) was proposed. This method can be used as a complementary method for system-level ESD test. A test environment suitable for SSD was set up using component-level CDM test equipment to reproduce ESD failure during assembly and test processes. The root-cause of the ESD failure is CDM damage caused by fast charge transfer between SSDs and adjacent objects. When SSD is combined with the equipment for electrical test, rapid charge transfer occurs through the metallic part of the SSD. A momentary voltage rise occurs at a specific node of semiconductors in SSD, and failure can be occurred. A failure of SSDs in assembly and test line was effectively replicated and root-cause identified and fixed.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信