J. P. van der Eerden, T. Saenger, W. Walbrick, H. Niesing, R. Schuurhuis
{"title":"减少先进300mm半导体生产线的光刻面积周期时间","authors":"J. P. van der Eerden, T. Saenger, W. Walbrick, H. Niesing, R. Schuurhuis","doi":"10.1109/ASMC.2006.1638734","DOIUrl":null,"url":null,"abstract":"In this paper, we describe new methodologies used to decrease the cycle time in a semiconductor fab's litho area. New types of analysis have been used, such as EPT for cluster systems, effective utilization, and cluster uptime","PeriodicalId":407645,"journal":{"name":"The 17th Annual SEMI/IEEE ASMC 2006 Conference","volume":"60 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"Litho area cycle time reduction in an advanced 300mm semiconductor manufacturing line\",\"authors\":\"J. P. van der Eerden, T. Saenger, W. Walbrick, H. Niesing, R. Schuurhuis\",\"doi\":\"10.1109/ASMC.2006.1638734\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we describe new methodologies used to decrease the cycle time in a semiconductor fab's litho area. New types of analysis have been used, such as EPT for cluster systems, effective utilization, and cluster uptime\",\"PeriodicalId\":407645,\"journal\":{\"name\":\"The 17th Annual SEMI/IEEE ASMC 2006 Conference\",\"volume\":\"60 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-05-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The 17th Annual SEMI/IEEE ASMC 2006 Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASMC.2006.1638734\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 17th Annual SEMI/IEEE ASMC 2006 Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.2006.1638734","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Litho area cycle time reduction in an advanced 300mm semiconductor manufacturing line
In this paper, we describe new methodologies used to decrease the cycle time in a semiconductor fab's litho area. New types of analysis have been used, such as EPT for cluster systems, effective utilization, and cluster uptime