降低三级CJFET运算放大器零电平的电路方法

N. Prokopenko, A. Titov, A. Bugakova, V. Chumakov
{"title":"降低三级CJFET运算放大器零电平的电路方法","authors":"N. Prokopenko, A. Titov, A. Bugakova, V. Chumakov","doi":"10.1109/DTS55284.2022.9809861","DOIUrl":null,"url":null,"abstract":"Circuit solutions CJFET three-stage OpAmp, in which non-ideal current mirrors (CMs) with a current transfer coefficient different from unity can be used in the intermediate stage, are considered. An OpAmp architecture in which the CM and all static-setting transistor references are replaced with identical JFET uncontrolled dynamic loads is proposed. Computer modeling in the CAD LTSpice (Analog Device, USA) and mathematical analysis of the proposed OpAmps made it possible to establish that OpAmp circuits are operable at negative temperatures (up to −197°C) and when exposed to a neutron flux up to 1014 n/cm2, have high values of open-loop gain (up to 100dB) and a small systematic component of the zero bias voltage due to the OpAmp circuitry.","PeriodicalId":290904,"journal":{"name":"2022 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","volume":"59 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Circuitry Approaches for Reducing of the Zero Level in Three-Stage CJFET Operational Amplifier\",\"authors\":\"N. Prokopenko, A. Titov, A. Bugakova, V. Chumakov\",\"doi\":\"10.1109/DTS55284.2022.9809861\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Circuit solutions CJFET three-stage OpAmp, in which non-ideal current mirrors (CMs) with a current transfer coefficient different from unity can be used in the intermediate stage, are considered. An OpAmp architecture in which the CM and all static-setting transistor references are replaced with identical JFET uncontrolled dynamic loads is proposed. Computer modeling in the CAD LTSpice (Analog Device, USA) and mathematical analysis of the proposed OpAmps made it possible to establish that OpAmp circuits are operable at negative temperatures (up to −197°C) and when exposed to a neutron flux up to 1014 n/cm2, have high values of open-loop gain (up to 100dB) and a small systematic component of the zero bias voltage due to the OpAmp circuitry.\",\"PeriodicalId\":290904,\"journal\":{\"name\":\"2022 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)\",\"volume\":\"59 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTS55284.2022.9809861\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTS55284.2022.9809861","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

考虑了CJFET三相运放的电路解决方案,其中在中间级可以使用具有不同单位电流传递系数的非理想电流镜。提出了一种OpAmp结构,其中CM和所有静态设置晶体管参考被相同的JFET不受控制的动态负载所取代。CAD LTSpice (Analog Device, USA)中的计算机建模和对所提出的OpAmp的数学分析使得可以确定OpAmp电路可在负温度(高达- 197°C)下工作,并且当暴露于高达1014 n/cm2的中子通量时,具有高开环增益值(高达100dB)和由于OpAmp电路而产生的零偏置电压的小系统分量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Circuitry Approaches for Reducing of the Zero Level in Three-Stage CJFET Operational Amplifier
Circuit solutions CJFET three-stage OpAmp, in which non-ideal current mirrors (CMs) with a current transfer coefficient different from unity can be used in the intermediate stage, are considered. An OpAmp architecture in which the CM and all static-setting transistor references are replaced with identical JFET uncontrolled dynamic loads is proposed. Computer modeling in the CAD LTSpice (Analog Device, USA) and mathematical analysis of the proposed OpAmps made it possible to establish that OpAmp circuits are operable at negative temperatures (up to −197°C) and when exposed to a neutron flux up to 1014 n/cm2, have high values of open-loop gain (up to 100dB) and a small systematic component of the zero bias voltage due to the OpAmp circuitry.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信