一种基于40nm CMOS技术的320ghz四倍频器

Sun Ao di, Li Qin
{"title":"一种基于40nm CMOS技术的320ghz四倍频器","authors":"Sun Ao di, Li Qin","doi":"10.1109/ICMMT.2018.8563444","DOIUrl":null,"url":null,"abstract":"This letter presents a terahertz(THz) multiplier by four using two-stage push-push structure [1]. An 80 GHz Balun and a 160 GHz Balun are implemented by Marchand Balun structure and good performance of amplitude balance and phase balance are achieved as well as low insertion loss. The simulation results show that the output 3dB bandwidth is 70 GHz ranging from 270 GHz to 340 GHz. The quadruapler has a frequency conversion loss less than 13 dB. At the same time, good fundamental rejection greater than 30 dB and low DC power consumption 8 mW are achieved. The whole circuit is designed on 40 nm CMOS technology and occupies area of $\\pmb{710 \\mu\\text{m} \\times 400\\mu \\text{m}}$ including pads.","PeriodicalId":190601,"journal":{"name":"2018 International Conference on Microwave and Millimeter Wave Technology (ICMMT)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-05-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 320 GHz Frequency Quadrupler Based on 40 nm CMOS Technology\",\"authors\":\"Sun Ao di, Li Qin\",\"doi\":\"10.1109/ICMMT.2018.8563444\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This letter presents a terahertz(THz) multiplier by four using two-stage push-push structure [1]. An 80 GHz Balun and a 160 GHz Balun are implemented by Marchand Balun structure and good performance of amplitude balance and phase balance are achieved as well as low insertion loss. The simulation results show that the output 3dB bandwidth is 70 GHz ranging from 270 GHz to 340 GHz. The quadruapler has a frequency conversion loss less than 13 dB. At the same time, good fundamental rejection greater than 30 dB and low DC power consumption 8 mW are achieved. The whole circuit is designed on 40 nm CMOS technology and occupies area of $\\\\pmb{710 \\\\mu\\\\text{m} \\\\times 400\\\\mu \\\\text{m}}$ including pads.\",\"PeriodicalId\":190601,\"journal\":{\"name\":\"2018 International Conference on Microwave and Millimeter Wave Technology (ICMMT)\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-05-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Microwave and Millimeter Wave Technology (ICMMT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMMT.2018.8563444\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Microwave and Millimeter Wave Technology (ICMMT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMMT.2018.8563444","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

这封信提出了一个使用两级推推结构的四倍太赫兹(THz)倍增器[1]。采用Marchand Balun结构实现了一个80 GHz Balun和一个160 GHz Balun,实现了较好的幅值平衡和相位平衡性能以及较低的插入损耗。仿真结果表明,输出3dB带宽为70 GHz,范围为270 ~ 340 GHz。该四倍频器的变频损耗小于13 dB。同时,具有30db以上的良好基波抑制和8mw的低直流功耗。整个电路采用40纳米CMOS技术设计,面积为710 \mu\text{m} × 400\mu \text{m}}$,包括焊盘。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 320 GHz Frequency Quadrupler Based on 40 nm CMOS Technology
This letter presents a terahertz(THz) multiplier by four using two-stage push-push structure [1]. An 80 GHz Balun and a 160 GHz Balun are implemented by Marchand Balun structure and good performance of amplitude balance and phase balance are achieved as well as low insertion loss. The simulation results show that the output 3dB bandwidth is 70 GHz ranging from 270 GHz to 340 GHz. The quadruapler has a frequency conversion loss less than 13 dB. At the same time, good fundamental rejection greater than 30 dB and low DC power consumption 8 mW are achieved. The whole circuit is designed on 40 nm CMOS technology and occupies area of $\pmb{710 \mu\text{m} \times 400\mu \text{m}}$ including pads.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信