一个800 MHz的PowerPC SOC，具有PCI-X DDR266, DDRII-667和RAID辅助

IEEE International SOC Conference, 2004. Proceedings. Pub Date : 2004-11-30 DOI:10.1109/SOCC.2004.1362402

G. Boudon, A. Wall, Joe Foster, Barry Wolford, John Fakiris

{"title":"一个800 MHz的PowerPC SOC，具有PCI-X DDR266, DDRII-667和RAID辅助","authors":"G. Boudon, A. Wall, Joe Foster, Barry Wolford, John Fakiris","doi":"10.1109/SOCC.2004.1362402","DOIUrl":null,"url":null,"abstract":"A PowerPC system-on-a-chip processor which integrates high speed state of the art 800 MHz PowerPC, DDRII-667 memory controller, RAID assist logic, and three PCI-X DDR266 interfaces with a rich mix of conventional peripherals is described. The PowerPC, with on-chip L2 cache enabled, executes up to 1600 DMIPS. The RAID assist logic is capable of transferring 2 Gbytes/sec. The state of the art PowerPC, the high bandwidth data pipes, and the RAID assist logic make the SOC an ideal solution for RAID controller applications. Active power consumption is as low as 6W with a 1.5 volt supply. The SOC has been implemented in a 0.13 /spl mu/m, 1.5 V nominal-supply, bulk CMOS process.","PeriodicalId":184894,"journal":{"name":"IEEE International SOC Conference, 2004. Proceedings.","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 800 MHz PowerPC SOC with PCI-X DDR266, DDRII-667, and RAID assist\",\"authors\":\"G. Boudon, A. Wall, Joe Foster, Barry Wolford, John Fakiris\",\"doi\":\"10.1109/SOCC.2004.1362402\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A PowerPC system-on-a-chip processor which integrates high speed state of the art 800 MHz PowerPC, DDRII-667 memory controller, RAID assist logic, and three PCI-X DDR266 interfaces with a rich mix of conventional peripherals is described. The PowerPC, with on-chip L2 cache enabled, executes up to 1600 DMIPS. The RAID assist logic is capable of transferring 2 Gbytes/sec. The state of the art PowerPC, the high bandwidth data pipes, and the RAID assist logic make the SOC an ideal solution for RAID controller applications. Active power consumption is as low as 6W with a 1.5 volt supply. The SOC has been implemented in a 0.13 /spl mu/m, 1.5 V nominal-supply, bulk CMOS process.\",\"PeriodicalId\":184894,\"journal\":{\"name\":\"IEEE International SOC Conference, 2004. Proceedings.\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-11-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE International SOC Conference, 2004. Proceedings.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCC.2004.1362402\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International SOC Conference, 2004. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCC.2004.1362402","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

PowerPC片上系统处理器集成了高速800 MHz的PowerPC、DDRII-667存储器控制器、RAID辅助逻辑和三个PCI-X DDR266接口，并具有丰富的传统外设组合。启用了片上L2缓存的PowerPC的执行速度高达1600 DMIPS。RAID辅助逻辑能够传输2gb /秒。先进的PowerPC、高带宽数据管道和RAID辅助逻辑使SOC成为RAID控制器应用的理想解决方案。有功功耗低至6W与1.5伏电源。该SOC已在0.13 /spl mu/m, 1.5 V标称电源的批量CMOS工艺中实现。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 800 MHz PowerPC SOC with PCI-X DDR266, DDRII-667, and RAID assist

A PowerPC system-on-a-chip processor which integrates high speed state of the art 800 MHz PowerPC, DDRII-667 memory controller, RAID assist logic, and three PCI-X DDR266 interfaces with a rich mix of conventional peripherals is described. The PowerPC, with on-chip L2 cache enabled, executes up to 1600 DMIPS. The RAID assist logic is capable of transferring 2 Gbytes/sec. The state of the art PowerPC, the high bandwidth data pipes, and the RAID assist logic make the SOC an ideal solution for RAID controller applications. Active power consumption is as low as 6W with a 1.5 volt supply. The SOC has been implemented in a 0.13 /spl mu/m, 1.5 V nominal-supply, bulk CMOS process.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

IEEE International SOC Conference, 2004. Proceedings.

自引率

0.00%

发文量