PLAYL:一个通用的数据路径汇编程序

[Proceedings] EURO ASIC `90 Pub Date : 1990-05-29 DOI:10.1109/EASIC.1990.207951

N.H. Nam, D. Laurent

{"title":"PLAYL:一个通用的数据路径汇编程序","authors":"N.H. Nam, D. Laurent","doi":"10.1109/EASIC.1990.207951","DOIUrl":null,"url":null,"abstract":"This paper describes PLAYL, a data path assembler and methodology that provides an efficient way of mapping a procedural specification into a flexible layout style. New routing techniques were developed in order to handle the specific constraints of a data path. This tool was developed not only with purpose of generating data path layouts but also with the ability to provide for multiple architectures within one generator framework. PLAYL is being used to design the data paths for the VLSI circuits which compose the CPUs of DPS7 and DPS8 mainframe computers.<<ETX>>","PeriodicalId":205695,"journal":{"name":"[Proceedings] EURO ASIC `90","volume":"53 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"PLAYL: a general-purpose data path assembler\",\"authors\":\"N.H. Nam, D. Laurent\",\"doi\":\"10.1109/EASIC.1990.207951\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes PLAYL, a data path assembler and methodology that provides an efficient way of mapping a procedural specification into a flexible layout style. New routing techniques were developed in order to handle the specific constraints of a data path. This tool was developed not only with purpose of generating data path layouts but also with the ability to provide for multiple architectures within one generator framework. PLAYL is being used to design the data paths for the VLSI circuits which compose the CPUs of DPS7 and DPS8 mainframe computers.<<ETX>>\",\"PeriodicalId\":205695,\"journal\":{\"name\":\"[Proceedings] EURO ASIC `90\",\"volume\":\"53 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-05-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[Proceedings] EURO ASIC `90\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EASIC.1990.207951\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[Proceedings] EURO ASIC `90","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EASIC.1990.207951","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

本文描述了PLAYL，一个数据路径汇编器和方法，它提供了一种将过程规范映射到灵活布局样式的有效方法。为了处理数据路径的特定约束，开发了新的路由技术。该工具的开发不仅是为了生成数据路径布局，而且还具有在一个生成器框架内提供多个体系结构的能力。PLAYL被用于设计构成DPS7和DPS8大型计算机cpu的VLSI电路的数据路径。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

PLAYL: a general-purpose data path assembler

This paper describes PLAYL, a data path assembler and methodology that provides an efficient way of mapping a procedural specification into a flexible layout style. New routing techniques were developed in order to handle the specific constraints of a data path. This tool was developed not only with purpose of generating data path layouts but also with the ability to provide for multiple architectures within one generator framework. PLAYL is being used to design the data paths for the VLSI circuits which compose the CPUs of DPS7 and DPS8 mainframe computers.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

[Proceedings] EURO ASIC `90

自引率

0.00%

发文量