A /spl亩/瓦特邮票PC机

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372) Pub Date : 1998-09-13 DOI:10.1109/ASIC.1998.722819

David G. England

{"title":"A /spl亩/瓦特邮票PC机","authors":"David G. England","doi":"10.1109/ASIC.1998.722819","DOIUrl":null,"url":null,"abstract":"This paper gives details of a Intel386/sup TM/ microprocessor based system in a single package. The functionality of this single device is somewhat equivalent to a 1990 PC. However, the design includes many features that significantly reduce power consumption. The design incorporates 'Few Chip Package (FCP)' technology to marry 0.35 micron logic die and 0.35 micron flash memory technologies in a single 23 mm package. The main feature of the part is its reduced average power consumption of less than 1 mW in target applications.","PeriodicalId":104431,"journal":{"name":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A /spl mu/Watt postage stamp PC\",\"authors\":\"David G. England\",\"doi\":\"10.1109/ASIC.1998.722819\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper gives details of a Intel386/sup TM/ microprocessor based system in a single package. The functionality of this single device is somewhat equivalent to a 1990 PC. However, the design includes many features that significantly reduce power consumption. The design incorporates 'Few Chip Package (FCP)' technology to marry 0.35 micron logic die and 0.35 micron flash memory technologies in a single 23 mm package. The main feature of the part is its reduced average power consumption of less than 1 mW in target applications.\",\"PeriodicalId\":104431,\"journal\":{\"name\":\"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-09-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1998.722819\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1998.722819","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文详细介绍了一个基于Intel386/sup TM/微处理器的单包系统。这个单一设备的功能在某种程度上相当于一台1990年的个人电脑。然而，该设计包含了许多显著降低功耗的功能。该设计采用了“少数芯片封装(FCP)”技术，将0.35微米逻辑芯片和0.35微米闪存技术集成在一个23毫米封装中。该部件的主要特点是其在目标应用中的平均功耗低于1 mW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A /spl mu/Watt postage stamp PC

This paper gives details of a Intel386/sup TM/ microprocessor based system in a single package. The functionality of this single device is somewhat equivalent to a 1990 PC. However, the design includes many features that significantly reduce power consumption. The design incorporates 'Few Chip Package (FCP)' technology to marry 0.35 micron logic die and 0.35 micron flash memory technologies in a single 23 mm package. The main feature of the part is its reduced average power consumption of less than 1 mW in target applications.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)

自引率

0.00%

发文量