{"title":"异步逻辑系统仿真VHDL","authors":"M. Kovác, M. Kubícek","doi":"10.1109/RADIOELEK.2008.4542725","DOIUrl":null,"url":null,"abstract":"The following article describes the fundamentals of asynchronous logical systems from handshaking protocols to Muller pipeline. Understanding these fundamentals is important to analysing problems. The aim of this article is to solve problems with the design and simulation of asynchronous circuits. The final results are simulation models of a 4-phase bundled-data pipeline and a 4-phase dual-rail pipeline. The simulation models were generated in the simulation tool Modelsim with real gate delays and with zero wire delays.","PeriodicalId":162482,"journal":{"name":"2008 18th International Conference Radioelektronika","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Asynchronous logical system simulation in VHDL\",\"authors\":\"M. Kovác, M. Kubícek\",\"doi\":\"10.1109/RADIOELEK.2008.4542725\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The following article describes the fundamentals of asynchronous logical systems from handshaking protocols to Muller pipeline. Understanding these fundamentals is important to analysing problems. The aim of this article is to solve problems with the design and simulation of asynchronous circuits. The final results are simulation models of a 4-phase bundled-data pipeline and a 4-phase dual-rail pipeline. The simulation models were generated in the simulation tool Modelsim with real gate delays and with zero wire delays.\",\"PeriodicalId\":162482,\"journal\":{\"name\":\"2008 18th International Conference Radioelektronika\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-04-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 18th International Conference Radioelektronika\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RADIOELEK.2008.4542725\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 18th International Conference Radioelektronika","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RADIOELEK.2008.4542725","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The following article describes the fundamentals of asynchronous logical systems from handshaking protocols to Muller pipeline. Understanding these fundamentals is important to analysing problems. The aim of this article is to solve problems with the design and simulation of asynchronous circuits. The final results are simulation models of a 4-phase bundled-data pipeline and a 4-phase dual-rail pipeline. The simulation models were generated in the simulation tool Modelsim with real gate delays and with zero wire delays.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
