100分接FIR/IIR模拟线性相位低通滤波器

Digest of Technical Papers., Symposium on VLSI Circuits. Pub Date : 1995-06-08 DOI:10.1109/VLSIC.1995.520700

Qiuting Huang, P. Maguire, T. Burger

{"title":"100分接FIR/IIR模拟线性相位低通滤波器","authors":"Qiuting Huang, P. Maguire, T. Burger","doi":"10.1109/VLSIC.1995.520700","DOIUrl":null,"url":null,"abstract":"A 5 kHz linear-phase lowpass filter is implemented in a 2-/spl mu/m BiCMOS technology as a combination of a sigma-delta front-end, a digital shift register, an SC summer circuit of 50 input capacitors and an SC biquad running at a 1 MHz clock. The measured group delay variation in the passband is less than 1 /spl mu/s and the measured THD is -80 dB for an input sine wave amplitude of 0.7 V at 1 kHz.","PeriodicalId":256846,"journal":{"name":"Digest of Technical Papers., Symposium on VLSI Circuits.","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-06-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 100 tap FIR/IIR analog linear-phase lowpass filter\",\"authors\":\"Qiuting Huang, P. Maguire, T. Burger\",\"doi\":\"10.1109/VLSIC.1995.520700\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 5 kHz linear-phase lowpass filter is implemented in a 2-/spl mu/m BiCMOS technology as a combination of a sigma-delta front-end, a digital shift register, an SC summer circuit of 50 input capacitors and an SC biquad running at a 1 MHz clock. The measured group delay variation in the passband is less than 1 /spl mu/s and the measured THD is -80 dB for an input sine wave amplitude of 0.7 V at 1 kHz.\",\"PeriodicalId\":256846,\"journal\":{\"name\":\"Digest of Technical Papers., Symposium on VLSI Circuits.\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-06-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Technical Papers., Symposium on VLSI Circuits.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1995.520700\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., Symposium on VLSI Circuits.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1995.520700","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

采用2-/spl mu/m BiCMOS技术实现5 kHz线性相位低通滤波器，该滤波器由sigma-delta前端、数字移位寄存器、50个输入电容的SC夏季电路和运行在1 MHz时钟的SC双路电路组合而成。当输入正弦波振幅为0.7 V，频率为1khz时，测量到的通带群延迟变化小于1 /spl mu/s，测量到的THD为- 80db。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 100 tap FIR/IIR analog linear-phase lowpass filter

A 5 kHz linear-phase lowpass filter is implemented in a 2-/spl mu/m BiCMOS technology as a combination of a sigma-delta front-end, a digital shift register, an SC summer circuit of 50 input capacitors and an SC biquad running at a 1 MHz clock. The measured group delay variation in the passband is less than 1 /spl mu/s and the measured THD is -80 dB for an input sine wave amplitude of 0.7 V at 1 kHz.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Digest of Technical Papers., Symposium on VLSI Circuits.

自引率

0.00%

发文量