M. Heras Cervantes, M. G. Ramirez, F. Martinez Cardenas, A. T. Anguiano, J. Correa Gómez
{"title":"基于fpga的全桥负载SPWM逆变器实时仿真","authors":"M. Heras Cervantes, M. G. Ramirez, F. Martinez Cardenas, A. T. Anguiano, J. Correa Gómez","doi":"10.1109/ROPEC.2013.6702755","DOIUrl":null,"url":null,"abstract":"This work presents a FPGA-implemented real-time simulation of a full-bridge RL load inverter, using Sinusoidal Pulse Width Modulation (SPWM). The selected methodology consist on obtaining the mathematical model of the full-bridge RL load inverter based on state equations for every switching state of the converter and then solving the set of state equations corresponding to the topological state in every integration step to obtain an accurate and deterministic response. The obtained algorithm is implemented in a real-time platform whose main characteristics are: high-performance FPGA, real-time processor and ultra-high-level programming language (graphic programming).","PeriodicalId":307120,"journal":{"name":"2013 IEEE International Autumn Meeting on Power Electronics and Computing (ROPEC)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"FPGA-based real-time simulation of a full bridge-RL load SPWM inverter\",\"authors\":\"M. Heras Cervantes, M. G. Ramirez, F. Martinez Cardenas, A. T. Anguiano, J. Correa Gómez\",\"doi\":\"10.1109/ROPEC.2013.6702755\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents a FPGA-implemented real-time simulation of a full-bridge RL load inverter, using Sinusoidal Pulse Width Modulation (SPWM). The selected methodology consist on obtaining the mathematical model of the full-bridge RL load inverter based on state equations for every switching state of the converter and then solving the set of state equations corresponding to the topological state in every integration step to obtain an accurate and deterministic response. The obtained algorithm is implemented in a real-time platform whose main characteristics are: high-performance FPGA, real-time processor and ultra-high-level programming language (graphic programming).\",\"PeriodicalId\":307120,\"journal\":{\"name\":\"2013 IEEE International Autumn Meeting on Power Electronics and Computing (ROPEC)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Autumn Meeting on Power Electronics and Computing (ROPEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ROPEC.2013.6702755\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Autumn Meeting on Power Electronics and Computing (ROPEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ROPEC.2013.6702755","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
FPGA-based real-time simulation of a full bridge-RL load SPWM inverter
This work presents a FPGA-implemented real-time simulation of a full-bridge RL load inverter, using Sinusoidal Pulse Width Modulation (SPWM). The selected methodology consist on obtaining the mathematical model of the full-bridge RL load inverter based on state equations for every switching state of the converter and then solving the set of state equations corresponding to the topological state in every integration step to obtain an accurate and deterministic response. The obtained algorithm is implemented in a real-time platform whose main characteristics are: high-performance FPGA, real-time processor and ultra-high-level programming language (graphic programming).