O. P. Dias, J. Semião, C. Pereira, I. Teixeira, J. P. Teixeira
{"title":"硬件/软件规格,设计和测试使用系统级方法","authors":"O. P. Dias, J. Semião, C. Pereira, I. Teixeira, J. P. Teixeira","doi":"10.1109/SBCCI.1999.802964","DOIUrl":null,"url":null,"abstract":"The purpose of this paper is to present an environment that allows the reliable, in-time system specification and design of complex hardware/software (HW/SW) systems. The Object Oriented (OO) paradigm underlies models, methodologies, languages and tools. Three different tools are available, SIMOO, a CASE tool is used during analysis and specification phases, and as a simulator after architecture generation. SysObj is used for architecture generation and quality assessment. Test-Adder is used for architecture reconfiguration in order to incorporate Design For Testability (DFT) techniques. A case study (a design of soft wrappers for a PIC embedded core in a SOC (System-on-a-Chip)) is used to ascertain the usefulness of the environment.","PeriodicalId":342390,"journal":{"name":"Proceedings. XII Symposium on Integrated Circuits and Systems Design (Cat. No.PR00387)","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-09-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Hardware/software specification, design and test using a system level approach\",\"authors\":\"O. P. Dias, J. Semião, C. Pereira, I. Teixeira, J. P. Teixeira\",\"doi\":\"10.1109/SBCCI.1999.802964\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The purpose of this paper is to present an environment that allows the reliable, in-time system specification and design of complex hardware/software (HW/SW) systems. The Object Oriented (OO) paradigm underlies models, methodologies, languages and tools. Three different tools are available, SIMOO, a CASE tool is used during analysis and specification phases, and as a simulator after architecture generation. SysObj is used for architecture generation and quality assessment. Test-Adder is used for architecture reconfiguration in order to incorporate Design For Testability (DFT) techniques. A case study (a design of soft wrappers for a PIC embedded core in a SOC (System-on-a-Chip)) is used to ascertain the usefulness of the environment.\",\"PeriodicalId\":342390,\"journal\":{\"name\":\"Proceedings. XII Symposium on Integrated Circuits and Systems Design (Cat. No.PR00387)\",\"volume\":\"69 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-09-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. XII Symposium on Integrated Circuits and Systems Design (Cat. No.PR00387)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SBCCI.1999.802964\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. XII Symposium on Integrated Circuits and Systems Design (Cat. No.PR00387)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SBCCI.1999.802964","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Hardware/software specification, design and test using a system level approach
The purpose of this paper is to present an environment that allows the reliable, in-time system specification and design of complex hardware/software (HW/SW) systems. The Object Oriented (OO) paradigm underlies models, methodologies, languages and tools. Three different tools are available, SIMOO, a CASE tool is used during analysis and specification phases, and as a simulator after architecture generation. SysObj is used for architecture generation and quality assessment. Test-Adder is used for architecture reconfiguration in order to incorporate Design For Testability (DFT) techniques. A case study (a design of soft wrappers for a PIC embedded core in a SOC (System-on-a-Chip)) is used to ascertain the usefulness of the environment.