T. Ohta, M. Fujinaga, M. Kimura, T. Wada, K. Nishi
{"title":"一个包含散焦效应的CMP过程电容变化的仿真系统","authors":"T. Ohta, M. Fujinaga, M. Kimura, T. Wada, K. Nishi","doi":"10.1109/SISPAD.2000.871218","DOIUrl":null,"url":null,"abstract":"We have developed a total interconnect simulation system including a CMP model. The capacitance variation due to pattern width difference from focus effects on a globally nonuniform surface by CMP is simulated with this system. The paper also shows a way to reduce the capacitance variation due to CMP processes derived from these simulations.","PeriodicalId":132609,"journal":{"name":"2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502)","volume":"94 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-09-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A simulation system for capacitance variation by CMP process including defocus effect\",\"authors\":\"T. Ohta, M. Fujinaga, M. Kimura, T. Wada, K. Nishi\",\"doi\":\"10.1109/SISPAD.2000.871218\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We have developed a total interconnect simulation system including a CMP model. The capacitance variation due to pattern width difference from focus effects on a globally nonuniform surface by CMP is simulated with this system. The paper also shows a way to reduce the capacitance variation due to CMP processes derived from these simulations.\",\"PeriodicalId\":132609,\"journal\":{\"name\":\"2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502)\",\"volume\":\"94 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-09-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SISPAD.2000.871218\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2000.871218","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A simulation system for capacitance variation by CMP process including defocus effect
We have developed a total interconnect simulation system including a CMP model. The capacitance variation due to pattern width difference from focus effects on a globally nonuniform surface by CMP is simulated with this system. The paper also shows a way to reduce the capacitance variation due to CMP processes derived from these simulations.