一种基于横杆的闪存控制器设计

Yunseok Lee, Chin-Hsien Wu
{"title":"一种基于横杆的闪存控制器设计","authors":"Yunseok Lee, Chin-Hsien Wu","doi":"10.1109/ISNE.2015.7131972","DOIUrl":null,"url":null,"abstract":"In the paper, we will propose a crossbar-based controller design for flash memory to configure a variety of possible architectures to investigate the relationship between the controllers and the NAND flash memory chips. Furthermore, the crossbar-based control design can avoid the channel-limit problem. According to experiment results, the design can simulate a variety of possible architectures and reveal the pros and cons of different architectures.","PeriodicalId":152001,"journal":{"name":"2015 International Symposium on Next-Generation Electronics (ISNE)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-05-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A crossbar-based controller design for flash memory\",\"authors\":\"Yunseok Lee, Chin-Hsien Wu\",\"doi\":\"10.1109/ISNE.2015.7131972\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the paper, we will propose a crossbar-based controller design for flash memory to configure a variety of possible architectures to investigate the relationship between the controllers and the NAND flash memory chips. Furthermore, the crossbar-based control design can avoid the channel-limit problem. According to experiment results, the design can simulate a variety of possible architectures and reveal the pros and cons of different architectures.\",\"PeriodicalId\":152001,\"journal\":{\"name\":\"2015 International Symposium on Next-Generation Electronics (ISNE)\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-05-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 International Symposium on Next-Generation Electronics (ISNE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISNE.2015.7131972\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 International Symposium on Next-Generation Electronics (ISNE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISNE.2015.7131972","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在本文中,我们将提出一种基于交叉棒的闪存控制器设计,以配置各种可能的架构,以研究控制器与NAND闪存芯片之间的关系。此外,基于交叉棒的控制设计可以避免信道限制问题。根据实验结果,该设计可以模拟多种可能的架构,揭示不同架构的优缺点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A crossbar-based controller design for flash memory
In the paper, we will propose a crossbar-based controller design for flash memory to configure a variety of possible architectures to investigate the relationship between the controllers and the NAND flash memory chips. Furthermore, the crossbar-based control design can avoid the channel-limit problem. According to experiment results, the design can simulate a variety of possible architectures and reveal the pros and cons of different architectures.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信