J. Eastman, W. Creighton, A. Laidler, Tak Lun Leung
{"title":"基于结构测试的多芯片模块缺陷迁移","authors":"J. Eastman, W. Creighton, A. Laidler, Tak Lun Leung","doi":"10.1109/ICMCM.1994.753556","DOIUrl":null,"url":null,"abstract":"The high-volume production and rework of 100 chip MCMs in a structured test environment and the rationale for defect migration (continuous quality improvement) is described. Manufacturing and rework of these MCMs requires continuous improvements in chip quality. This necessitates in- expensive diagnostics at chip, INICM and system level so that the root cause of the defects can be determined and the chip fabrication, test, and burn-in processes improved. The requirements for and implementation of structural test (to detect both stuck fault and delay defects), diagnostic automation, system level test correlation, coordination of defect tracking at the system, MCM and chip level and defect model correlation are discussed. The MCMs are designed using level-sensitive scan design (LSSD). Through the use of structural test and it's associated diagnostics, the details of the defects are sup- plied to the chip fabricator who successfully improves the chip quality levels.","PeriodicalId":363745,"journal":{"name":"Proceedings of the International Conference on Multichip Modules","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Defect Migration of Multi-chip Modules Using Structural Test\",\"authors\":\"J. Eastman, W. Creighton, A. Laidler, Tak Lun Leung\",\"doi\":\"10.1109/ICMCM.1994.753556\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The high-volume production and rework of 100 chip MCMs in a structured test environment and the rationale for defect migration (continuous quality improvement) is described. Manufacturing and rework of these MCMs requires continuous improvements in chip quality. This necessitates in- expensive diagnostics at chip, INICM and system level so that the root cause of the defects can be determined and the chip fabrication, test, and burn-in processes improved. The requirements for and implementation of structural test (to detect both stuck fault and delay defects), diagnostic automation, system level test correlation, coordination of defect tracking at the system, MCM and chip level and defect model correlation are discussed. The MCMs are designed using level-sensitive scan design (LSSD). Through the use of structural test and it's associated diagnostics, the details of the defects are sup- plied to the chip fabricator who successfully improves the chip quality levels.\",\"PeriodicalId\":363745,\"journal\":{\"name\":\"Proceedings of the International Conference on Multichip Modules\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-04-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the International Conference on Multichip Modules\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMCM.1994.753556\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the International Conference on Multichip Modules","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMCM.1994.753556","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Defect Migration of Multi-chip Modules Using Structural Test
The high-volume production and rework of 100 chip MCMs in a structured test environment and the rationale for defect migration (continuous quality improvement) is described. Manufacturing and rework of these MCMs requires continuous improvements in chip quality. This necessitates in- expensive diagnostics at chip, INICM and system level so that the root cause of the defects can be determined and the chip fabrication, test, and burn-in processes improved. The requirements for and implementation of structural test (to detect both stuck fault and delay defects), diagnostic automation, system level test correlation, coordination of defect tracking at the system, MCM and chip level and defect model correlation are discussed. The MCMs are designed using level-sensitive scan design (LSSD). Through the use of structural test and it's associated diagnostics, the details of the defects are sup- plied to the chip fabricator who successfully improves the chip quality levels.