K. Matocha, V. Tilak, S. Balaji, S. Arthur, R. Rao, J. Tucker
{"title":"限制4H-SiC mosfet沟道迁移率的物理机制","authors":"K. Matocha, V. Tilak, S. Balaji, S. Arthur, R. Rao, J. Tucker","doi":"10.1109/DRC.2006.305143","DOIUrl":null,"url":null,"abstract":"SiC lateral MOSFETs were fabricated on an epitaxially-grown p-well on an n-type 4HSiC substrate. Source and drain regions were implanted with Nitrogen, and a body contact region was co-implanted with Aluminum and Carbon. Wafers were capped with graphite and implants were activated for 30 minutes at 1650°C. After sacrificial oxidation, the 80 nm gate oxide was grown at 1250°C in N20 followed by NO oxidation at 1175°C. A liftoff process was used to deposit Nickel for Ohmic contacts to n-type and p-type regions. The Molybdenum gate metal was deposited and patterned and then the Ohmic contacts were annealed at 1050°C for 3 minutes. Annular long-channel MOSFETs (Lch=100 pm) and MOS-gated Hall structures were fabricated and characterized as a function of temperature.","PeriodicalId":259981,"journal":{"name":"2006 64th Device Research Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Physical Mechanisms Limiting the Channel Mobility in 4H-SiC MOSFETs\",\"authors\":\"K. Matocha, V. Tilak, S. Balaji, S. Arthur, R. Rao, J. Tucker\",\"doi\":\"10.1109/DRC.2006.305143\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"SiC lateral MOSFETs were fabricated on an epitaxially-grown p-well on an n-type 4HSiC substrate. Source and drain regions were implanted with Nitrogen, and a body contact region was co-implanted with Aluminum and Carbon. Wafers were capped with graphite and implants were activated for 30 minutes at 1650°C. After sacrificial oxidation, the 80 nm gate oxide was grown at 1250°C in N20 followed by NO oxidation at 1175°C. A liftoff process was used to deposit Nickel for Ohmic contacts to n-type and p-type regions. The Molybdenum gate metal was deposited and patterned and then the Ohmic contacts were annealed at 1050°C for 3 minutes. Annular long-channel MOSFETs (Lch=100 pm) and MOS-gated Hall structures were fabricated and characterized as a function of temperature.\",\"PeriodicalId\":259981,\"journal\":{\"name\":\"2006 64th Device Research Conference\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 64th Device Research Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DRC.2006.305143\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 64th Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DRC.2006.305143","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Physical Mechanisms Limiting the Channel Mobility in 4H-SiC MOSFETs
SiC lateral MOSFETs were fabricated on an epitaxially-grown p-well on an n-type 4HSiC substrate. Source and drain regions were implanted with Nitrogen, and a body contact region was co-implanted with Aluminum and Carbon. Wafers were capped with graphite and implants were activated for 30 minutes at 1650°C. After sacrificial oxidation, the 80 nm gate oxide was grown at 1250°C in N20 followed by NO oxidation at 1175°C. A liftoff process was used to deposit Nickel for Ohmic contacts to n-type and p-type regions. The Molybdenum gate metal was deposited and patterned and then the Ohmic contacts were annealed at 1050°C for 3 minutes. Annular long-channel MOSFETs (Lch=100 pm) and MOS-gated Hall structures were fabricated and characterized as a function of temperature.