一种内容可寻址存储器的节流匹配线传感方案

2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. Pub Date : 2003-02-09 DOI:10.1109/ISSCC.2003.1234309

I. Arsovski, A. Sheikholeslami

{"title":"一种内容可寻址存储器的节流匹配线传感方案","authors":"I. Arsovski, A. Sheikholeslami","doi":"10.1109/ISSCC.2003.1234309","DOIUrl":null,"url":null,"abstract":"A match-line sensing scheme that reduces power consumption in content-addressable memories by dynamically allocating less power to match-lines with more mismatches is described. This scheme is implemented in a 256/spl times/144 bit CAM using 1.2 V 0.13 /spl mu/m CMOS achieving a 2 ns search time at 1.3 fJ/bit/search.","PeriodicalId":171288,"journal":{"name":"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.","volume":"23 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-02-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"47","resultStr":"{\"title\":\"A current-saving match-line sensing scheme for content-addressable memories\",\"authors\":\"I. Arsovski, A. Sheikholeslami\",\"doi\":\"10.1109/ISSCC.2003.1234309\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A match-line sensing scheme that reduces power consumption in content-addressable memories by dynamically allocating less power to match-lines with more mismatches is described. This scheme is implemented in a 256/spl times/144 bit CAM using 1.2 V 0.13 /spl mu/m CMOS achieving a 2 ns search time at 1.3 fJ/bit/search.\",\"PeriodicalId\":171288,\"journal\":{\"name\":\"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.\",\"volume\":\"23 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-02-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"47\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2003.1234309\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2003.1234309","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 47

摘要

描述了一种匹配线感知方案，该方案通过动态分配更少的功率给不匹配更多的匹配线来降低内容可寻址存储器的功耗。该方案在256/spl次/144位CAM中使用1.2 V 0.13 /spl mu/m CMOS实现，以1.3 fJ/bit/搜索实现2ns的搜索时间。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A current-saving match-line sensing scheme for content-addressable memories

A match-line sensing scheme that reduces power consumption in content-addressable memories by dynamically allocating less power to match-lines with more mismatches is described. This scheme is implemented in a 256/spl times/144 bit CAM using 1.2 V 0.13 /spl mu/m CMOS achieving a 2 ns search time at 1.3 fJ/bit/search.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.

自引率

0.00%

发文量