N. Inoue, I. Kume, T. Iwaki, A. Shida, S. Yokogawa, M. Furumiya, Y. Hayashi
{"title":"高性能lsi中大面积MIM去耦电容的新型可扩展TDDB模型","authors":"N. Inoue, I. Kume, T. Iwaki, A. Shida, S. Yokogawa, M. Furumiya, Y. Hayashi","doi":"10.1109/IITC.2009.5090385","DOIUrl":null,"url":null,"abstract":"Scalable TDDB model for large-area MIM capacitors is proposed to guarantee the reliability, limited by the defect-related extrinsic failure mode. Analysis based on this model leads to the guideline for the MIM design such as the dielectric thickness and capacitor area to achieve lifetime required for large decoupling capacitance on high-performance processors. Proposing TDDB model reveals that highly reliable MIM capacitor with ≫30 mm2, or ≫200 nF, per chip is realized successfully, suppressing the dynamic power-line noise in high performance LSIs.","PeriodicalId":301012,"journal":{"name":"2009 IEEE International Interconnect Technology Conference","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Novel scalable TDDB model for large-area MIM decoupling capacitors in high performance LSIs\",\"authors\":\"N. Inoue, I. Kume, T. Iwaki, A. Shida, S. Yokogawa, M. Furumiya, Y. Hayashi\",\"doi\":\"10.1109/IITC.2009.5090385\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Scalable TDDB model for large-area MIM capacitors is proposed to guarantee the reliability, limited by the defect-related extrinsic failure mode. Analysis based on this model leads to the guideline for the MIM design such as the dielectric thickness and capacitor area to achieve lifetime required for large decoupling capacitance on high-performance processors. Proposing TDDB model reveals that highly reliable MIM capacitor with ≫30 mm2, or ≫200 nF, per chip is realized successfully, suppressing the dynamic power-line noise in high performance LSIs.\",\"PeriodicalId\":301012,\"journal\":{\"name\":\"2009 IEEE International Interconnect Technology Conference\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE International Interconnect Technology Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.2009.5090385\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE International Interconnect Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2009.5090385","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Novel scalable TDDB model for large-area MIM decoupling capacitors in high performance LSIs
Scalable TDDB model for large-area MIM capacitors is proposed to guarantee the reliability, limited by the defect-related extrinsic failure mode. Analysis based on this model leads to the guideline for the MIM design such as the dielectric thickness and capacitor area to achieve lifetime required for large decoupling capacitance on high-performance processors. Proposing TDDB model reveals that highly reliable MIM capacitor with ≫30 mm2, or ≫200 nF, per chip is realized successfully, suppressing the dynamic power-line noise in high performance LSIs.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
