超优化的y型缺陷波导,实现可靠、稳健的全光逻辑与门

Mohammad Pirzadi, A. Mir
{"title":"超优化的y型缺陷波导,实现可靠、稳健的全光逻辑与门","authors":"Mohammad Pirzadi, A. Mir","doi":"10.1109/IRANIANCEE.2015.7146370","DOIUrl":null,"url":null,"abstract":"The reliability and robustness of two-dimensional photonic crystal (PhC) Y-defect structure is optimized. The conventional Y-defect waveguide that is widely used for realizing all-optical logical AND gate has low reliability and unwanted logical levels will appear at both input and output ports. The unreliability will lead to disrupt logical operations. Furthermore, the conventional Y-defect structure dissipates large level of the power. In our proposed structure the reliability of Y-defect-based AND gate is increased and the power consumption is decreased significantly. By utilizing Finite Difference Time Domain (FDTD) method, we demonstrate that adding some extra rods to the cross point can optimally decrease the unwanted power reflections and increase the distinction between logical levels \"0\" and \"1\". In our proposed structure, the unwanted power consumption is also minimized. Furthermore, by moving one rod at 60° bends, the performance of bends is optimally improved. This structure is easy-to-fabrication and can enhance the reliability of the optical processing system.","PeriodicalId":187121,"journal":{"name":"2015 23rd Iranian Conference on Electrical Engineering","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-07-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Ultra optimized Y-defect waveguide for realizing reliable and robust all-optical logical AND gate\",\"authors\":\"Mohammad Pirzadi, A. Mir\",\"doi\":\"10.1109/IRANIANCEE.2015.7146370\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The reliability and robustness of two-dimensional photonic crystal (PhC) Y-defect structure is optimized. The conventional Y-defect waveguide that is widely used for realizing all-optical logical AND gate has low reliability and unwanted logical levels will appear at both input and output ports. The unreliability will lead to disrupt logical operations. Furthermore, the conventional Y-defect structure dissipates large level of the power. In our proposed structure the reliability of Y-defect-based AND gate is increased and the power consumption is decreased significantly. By utilizing Finite Difference Time Domain (FDTD) method, we demonstrate that adding some extra rods to the cross point can optimally decrease the unwanted power reflections and increase the distinction between logical levels \\\"0\\\" and \\\"1\\\". In our proposed structure, the unwanted power consumption is also minimized. Furthermore, by moving one rod at 60° bends, the performance of bends is optimally improved. This structure is easy-to-fabrication and can enhance the reliability of the optical processing system.\",\"PeriodicalId\":187121,\"journal\":{\"name\":\"2015 23rd Iranian Conference on Electrical Engineering\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-07-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 23rd Iranian Conference on Electrical Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IRANIANCEE.2015.7146370\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 23rd Iranian Conference on Electrical Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRANIANCEE.2015.7146370","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

优化了二维光子晶体y型缺陷结构的可靠性和鲁棒性。传统的y型缺陷波导被广泛用于实现全光逻辑与门,其可靠性较低,在输入和输出端口都会出现不需要的逻辑电平。不可靠性将导致逻辑操作中断。此外,传统的y型缺陷结构耗散了大量的功率。在我们提出的结构中,y型缺陷与栅极的可靠性得到了提高,功耗显著降低。利用时域有限差分(FDTD)方法,我们证明了在交叉点增加一些额外的棒可以最佳地减少不必要的功率反射,并增加逻辑电平“0”和“1”之间的区别。在我们提出的结构中,不必要的功耗也被最小化。此外,通过在60°弯曲处移动一根杆,弯曲性能得到了最佳改善。该结构易于制作,提高了光处理系统的可靠性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Ultra optimized Y-defect waveguide for realizing reliable and robust all-optical logical AND gate
The reliability and robustness of two-dimensional photonic crystal (PhC) Y-defect structure is optimized. The conventional Y-defect waveguide that is widely used for realizing all-optical logical AND gate has low reliability and unwanted logical levels will appear at both input and output ports. The unreliability will lead to disrupt logical operations. Furthermore, the conventional Y-defect structure dissipates large level of the power. In our proposed structure the reliability of Y-defect-based AND gate is increased and the power consumption is decreased significantly. By utilizing Finite Difference Time Domain (FDTD) method, we demonstrate that adding some extra rods to the cross point can optimally decrease the unwanted power reflections and increase the distinction between logical levels "0" and "1". In our proposed structure, the unwanted power consumption is also minimized. Furthermore, by moving one rod at 60° bends, the performance of bends is optimally improved. This structure is easy-to-fabrication and can enhance the reliability of the optical processing system.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信