Saidaliah Sarip, John Carlo Francisco, Tejinder Gandhi, Che-Ping Chen, Jed Paolo Deligente, Jonathan Azares
{"title":"深入了解由流程相关问题引起的系统二次EOS损坏","authors":"Saidaliah Sarip, John Carlo Francisco, Tejinder Gandhi, Che-Ping Chen, Jed Paolo Deligente, Jonathan Azares","doi":"10.1109/IPFA55383.2022.9915725","DOIUrl":null,"url":null,"abstract":"Electrical Overstress (EOS) is a widely known problem in the semiconductor industry. Oftentimes, EOS damage occurs on a systemic manner at a certain location of the die. In this paper, multi-channel data-acquisition devices were returned for analysis to solve repetitive EOS symptoms of failure. We present two (2) case studies of the customer-returned devices that show anomalous passivation layer resulting in secondary EOS damages at Metal 2. This leads to an in-depth analysis of the EOS phenomena that we traced back at the wafer-level where process and electrical root cause were determined.","PeriodicalId":378702,"journal":{"name":"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-07-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Deep Dive into Systemic Secondary EOS Damage caused by a Process-Related Issue\",\"authors\":\"Saidaliah Sarip, John Carlo Francisco, Tejinder Gandhi, Che-Ping Chen, Jed Paolo Deligente, Jonathan Azares\",\"doi\":\"10.1109/IPFA55383.2022.9915725\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Electrical Overstress (EOS) is a widely known problem in the semiconductor industry. Oftentimes, EOS damage occurs on a systemic manner at a certain location of the die. In this paper, multi-channel data-acquisition devices were returned for analysis to solve repetitive EOS symptoms of failure. We present two (2) case studies of the customer-returned devices that show anomalous passivation layer resulting in secondary EOS damages at Metal 2. This leads to an in-depth analysis of the EOS phenomena that we traced back at the wafer-level where process and electrical root cause were determined.\",\"PeriodicalId\":378702,\"journal\":{\"name\":\"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-07-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA55383.2022.9915725\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA55383.2022.9915725","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Deep Dive into Systemic Secondary EOS Damage caused by a Process-Related Issue
Electrical Overstress (EOS) is a widely known problem in the semiconductor industry. Oftentimes, EOS damage occurs on a systemic manner at a certain location of the die. In this paper, multi-channel data-acquisition devices were returned for analysis to solve repetitive EOS symptoms of failure. We present two (2) case studies of the customer-returned devices that show anomalous passivation layer resulting in secondary EOS damages at Metal 2. This leads to an in-depth analysis of the EOS phenomena that we traced back at the wafer-level where process and electrical root cause were determined.