在soc中集成专有和商业架构以获得最佳的BIST性能

Proceedings 2000 International Conference on Computer Design Pub Date : 2000-09-17 DOI:10.1109/ICCD.2000.878335

A. Benso, S. Carlo, S. Chiusano, P. Prinetto, F. Ricciato, Monica Lobetti Bodoni, Maurizio Spadari

{"title":"在soc中集成专有和商业架构以获得最佳的BIST性能","authors":"A. Benso, S. Carlo, S. Chiusano, P. Prinetto, F. Ricciato, Monica Lobetti Bodoni, Maurizio Spadari","doi":"10.1109/ICCD.2000.878335","DOIUrl":null,"url":null,"abstract":"This paper presents the integration of a proprietary hierarchical and distributed test access mechanism called HD/sup 2/BIST and a BIST insertion commercial tool. The paper briefly describes the architecture and the features of both the environments and it presents some experimental results obtained on an industrial SoC.","PeriodicalId":437697,"journal":{"name":"Proceedings 2000 International Conference on Computer Design","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"On integrating a proprietary and a commercial architecture for optimal BIST performances in SoCs\",\"authors\":\"A. Benso, S. Carlo, S. Chiusano, P. Prinetto, F. Ricciato, Monica Lobetti Bodoni, Maurizio Spadari\",\"doi\":\"10.1109/ICCD.2000.878335\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the integration of a proprietary hierarchical and distributed test access mechanism called HD/sup 2/BIST and a BIST insertion commercial tool. The paper briefly describes the architecture and the features of both the environments and it presents some experimental results obtained on an industrial SoC.\",\"PeriodicalId\":437697,\"journal\":{\"name\":\"Proceedings 2000 International Conference on Computer Design\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 2000 International Conference on Computer Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCD.2000.878335\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2000 International Conference on Computer Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCD.2000.878335","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文介绍了一种名为HD/sup 2/BIST的专有分层分布式测试访问机制与BIST插入商业工具的集成。本文简要介绍了这两种环境的结构和特点，并给出了在工业SoC上获得的一些实验结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

On integrating a proprietary and a commercial architecture for optimal BIST performances in SoCs

This paper presents the integration of a proprietary hierarchical and distributed test access mechanism called HD/sup 2/BIST and a BIST insertion commercial tool. The paper briefly describes the architecture and the features of both the environments and it presents some experimental results obtained on an industrial SoC.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings 2000 International Conference on Computer Design

自引率

0.00%

发文量