一种用于ka波段位-射频并发多波束DBF阵列的全数字同相发射机IC

Dong Wang, Jiazheng Zhou, Hui Xu, Ningyuan Zhang, Xiaolei Su, Zhengkun Shen, Haoyun Jiang, Fan Yang, Yixiao Wang, Junhua Liu, H. Liao
{"title":"一种用于ka波段位-射频并发多波束DBF阵列的全数字同相发射机IC","authors":"Dong Wang, Jiazheng Zhou, Hui Xu, Ningyuan Zhang, Xiaolei Su, Zhengkun Shen, Haoyun Jiang, Fan Yang, Yixiao Wang, Junhua Liu, H. Liao","doi":"10.23919/VLSITechnologyandCir57934.2023.10185304","DOIUrl":null,"url":null,"abstract":"The first Ka-band DTX-based bit-to-RF multi-beam transmitter array is demonstrated in this work. The DTX IC features a prototype digital outphasing architecture with a 4x frequency multiplication scheme and a piecewise varactor array (PVA) linearization technique. Further, a compact wideband ADPLL with 24-bit phase shifting is integrated, eliminating the high-frequency LO distribution and improving the phase/gain alignment in the array. Leveraging these techniques, a low-cost 24.5-30GHz DTX is fabricated in 40nm CMOS. It achieves an EVM of-24.2dB for 16QAM without calibration and only occupies a core area of 1.2 x1.35mm2. Bit-to-RF concurrent multi-beam forming is demonstrated with a lx8 uniform linear array (ULA) and the best normalized energy/area efficiency are achieved.","PeriodicalId":317958,"journal":{"name":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An All-Digital Outphasing Transmitter IC for Ka-Band Bit-to-RF Concurrent Multi-Beam DBF Array\",\"authors\":\"Dong Wang, Jiazheng Zhou, Hui Xu, Ningyuan Zhang, Xiaolei Su, Zhengkun Shen, Haoyun Jiang, Fan Yang, Yixiao Wang, Junhua Liu, H. Liao\",\"doi\":\"10.23919/VLSITechnologyandCir57934.2023.10185304\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The first Ka-band DTX-based bit-to-RF multi-beam transmitter array is demonstrated in this work. The DTX IC features a prototype digital outphasing architecture with a 4x frequency multiplication scheme and a piecewise varactor array (PVA) linearization technique. Further, a compact wideband ADPLL with 24-bit phase shifting is integrated, eliminating the high-frequency LO distribution and improving the phase/gain alignment in the array. Leveraging these techniques, a low-cost 24.5-30GHz DTX is fabricated in 40nm CMOS. It achieves an EVM of-24.2dB for 16QAM without calibration and only occupies a core area of 1.2 x1.35mm2. Bit-to-RF concurrent multi-beam forming is demonstrated with a lx8 uniform linear array (ULA) and the best normalized energy/area efficiency are achieved.\",\"PeriodicalId\":317958,\"journal\":{\"name\":\"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)\",\"volume\":\"69 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-06-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185304\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185304","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在这项工作中演示了第一个基于ka波段dtx的位对射频多波束发射机阵列。DTX集成电路的特点是采用4倍频乘方案和分段变容阵列(PVA)线性化技术的原型数字失相架构。此外,集成了一个24位相移的紧凑型宽带ADPLL,消除了高频LO分布并改善了阵列中的相位/增益对准。利用这些技术,在40nm CMOS中制造了低成本的24.5-30GHz DTX。它在没有校准的情况下实现了16QAM -24.2 db的EVM,仅占用1.2 x1.35mm2的核心面积。用lx8均匀线性阵列(ULA)演示了位-射频并发多波束形成,并获得了最佳的归一化能量/面积效率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An All-Digital Outphasing Transmitter IC for Ka-Band Bit-to-RF Concurrent Multi-Beam DBF Array
The first Ka-band DTX-based bit-to-RF multi-beam transmitter array is demonstrated in this work. The DTX IC features a prototype digital outphasing architecture with a 4x frequency multiplication scheme and a piecewise varactor array (PVA) linearization technique. Further, a compact wideband ADPLL with 24-bit phase shifting is integrated, eliminating the high-frequency LO distribution and improving the phase/gain alignment in the array. Leveraging these techniques, a low-cost 24.5-30GHz DTX is fabricated in 40nm CMOS. It achieves an EVM of-24.2dB for 16QAM without calibration and only occupies a core area of 1.2 x1.35mm2. Bit-to-RF concurrent multi-beam forming is demonstrated with a lx8 uniform linear array (ULA) and the best normalized energy/area efficiency are achieved.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信